<table>
<thead>
<tr>
<th>Revision History</th>
<th>Version</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 9, 2021</td>
<td>1.0</td>
<td>Initial Release</td>
</tr>
<tr>
<td>March 22, 2021</td>
<td>1.1</td>
<td>Section 4.2: Add information to recommended spacer height</td>
</tr>
</tbody>
</table>
| May 26, 2021     | 1.2     | Section 4: Rework of complete section  
Section 5.1: Update module power consumption |
| June 14, 2021    | 1.3     | Updated the PHY status LED signal names throughout the whole document |
Contents

1. Introduction .......................................................................................................................... 5
   1.1 Overview ......................................................................................................................... 5
   1.2 Motivations ...................................................................................................................... 5

2. Module Overview .................................................................................................................. 7
   2.1 Interface Compatibility Classes ...................................................................................... 7
       2.1.1 “Always Compatible” Interfaces ............................................................................... 7
       2.1.2 “Reserved” Interfaces ............................................................................................. 8
       2.1.3 “Module-specific” Interfaces .................................................................................. 9
   2.2 Architecture ................................................................................................................... 9
   2.3 Module and Carrier Board Compatibility ........................................................................ 11

3. Interface Specifications ....................................................................................................... 12
   3.1 Signal Naming Convention ................................................................................................. 12
   3.2 Standard Interfaces ......................................................................................................... 12
       3.2.1 Gigabit Ethernet ..................................................................................................... 12
       3.2.2 USB Host ............................................................................................................... 12
       3.2.3 USB OTG ................................................................................................................. 12
       3.2.4 I2C .......................................................................................................................... 12
       3.2.5 SPI .......................................................................................................................... 13
       3.2.6 QSPI ....................................................................................................................... 13
       3.2.7 UART ...................................................................................................................... 13
       3.2.8 PWM ....................................................................................................................... 13
       3.2.9 SDIO ....................................................................................................................... 13
       3.2.10 MIPI DSI ............................................................................................................... 13
       3.2.11 HDMI .................................................................................................................... 13
       3.2.12 PCIe ....................................................................................................................... 13
       3.2.13 CAN ....................................................................................................................... 14
       3.2.14 MIPI CSI-2 ............................................................................................................ 14
       3.2.15 ADC ....................................................................................................................... 14
       3.2.16 JTAG ....................................................................................................................... 14
   3.3 “Module-specific” Interfaces ............................................................................................ 14
   3.4 Physical Pin Definition and Location ................................................................................. 15
   3.5 Direct Breakout™ ............................................................................................................ 15

4. Mechanical Specifications ..................................................................................................... 16
   4.1 Overview .......................................................................................................................... 16
   4.2 Module Dimensions .......................................................................................................... 16
   4.3 Module Connector and Stacking Height ........................................................................... 17
   4.4 Fixation of the Module ...................................................................................................... 18
   4.5 Thermal Solution .............................................................................................................. 19
       4.5.1 Verdin Industrial Heatsink ...................................................................................... 19
       4.5.2 Verdin Clip-on Heatsink ....................................................................................... 19
4.6  Connector and Standoff Land Pattern Requirements .................................................. 20
4.7  Carrier Board Space Requirements ........................................................................ 20
4.8  Pin Numbering ........................................................................................................ 21
   4.8.1  Generic Test Point Interfaces ........................................................................... 22
5.  Electrical Specifications ............................................................................................. 23
  5.1  Power Supplies ....................................................................................................... 23
  5.2  Power Supply and Power Management Signals ....................................................... 23
  5.3  Module Power Management States ....................................................................... 25
6.  Appendix A – Module Top Side Signal Definition ...................................................... 27
7.  Appendix B - Module Bottom Side Signal Definition ............................................... 31
8.  Appendix C - Physical Pin Definition and Location ..................................................... 36
1. Introduction

1.1 Overview

This document is a specification that defines the Verdin Computer-on-Module family (referred to hereafter as “module”). It defines the interfaces in terms of functional and electrical characteristics, signal definitions, and pin assignments. It also defines the mechanical form factor, including key dimensions and possible thermal solutions.

1.2 Motivations

The following motivations are central to the definition of the Verdin module specification. Verdin is a long-term successor of the very popular Colibri module form factor. Both are very complementary to one another, and while they may overlap in terms of suitability for some specific applications, they differ significantly in a variety of areas, including, but not limited to, size, features, and cost.

1. As ARM-based SoC (System-on-Chip) technology continues to evolve, support for a broader range of interfaces is being added, such as PCI-express, Gigabit Ethernet, HDMI, etc. The Verdin module enables customers to benefit from these evolutions on a small and cost-optimized form factor.

2. With the increasing demand for battery-operated devices, the I/O voltage is trending to decrease from 3.3V to 1.8V. Some SoCs do not offer 3.3V capable I/O pins anymore. The regular I/O pins of the Verdin module have a logic level of 1.8V. This reduces power consumption and eases the usage of a single lithium cell as the primary power source.

3. The Verdin module features a wide input voltage range (3.135V to 5.5V) for the primary power source. This makes it easy to run directly from a USB power supply or a single lithium cell.

4. As the pace in performance advancement accelerates faster than the increase in power efficiency, we see a trend towards increasing power consumption in high-performance ARM-based SoCs. While passive cooling is still perfectly viable in many applications, this increase in power consumption means that allowances for additional cooling solutions, such as heat spreaders for conduction cooling, must be made. The Verdin module provides a robust, easy-to-use, rigid mounting mechanism to support such thermal solutions.

5. The Verdin module has been developed from in-depth research into various technologies, rather than basing it on a specific SoC. This renders the Verdin module architecture future proof and makes it suitable for supporting a wide range of SoCs.

6. The Verdin PCB is thicker than the Colibri PCB. This makes the module mechanically more robust and provides space for additional electrical layers, which allows developing more complex designs on a small form factor.

7. The Verdin module encapsulates the complexities associated with cutting-edge electronic design, such as high-speed impedance-controlled layouts with high component density.
utilizing blind and buried via technologies. This allows the customer to create simpler and more cost-efficient carrier board designs. The Verdin module takes this one step further and implements an interface pinout that allows direct connection of I/O ports without a need to cross traces or traverse layers, referred to as Direct Breakout™. This becomes important for customers as more interfaces move toward high speeds and serial technologies that rely on impedance-controlled differential pairs. Direct Breakout™ allows them to easily route such interfaces to common connectors in a simple, robust fashion.
2. Module Overview

2.1 Interface Compatibility Classes

Interfaces of the Verdin module are split into three distinct groups: “Always Compatible”, “Reserved”, and “Module-specific”.

“Always Compatible” interfaces are features that shall be present on each SoM in the Verdin Family. Customers can expect upgradeability and maximum scalability.

“Reserved” interfaces are features that are defined and reserved but possibly missing on some SoMs. The reason for that could be that certain SoCs do not feature an interface, or there is an assembly option that omits certain interfaces for cost optimization. Replacement pins must be electrically compatible with the specified functionality. This means that any Verdin SoM can be inserted into any Verdin carrier board without risking damage caused by incompatible reserved pins.

A “Module-specific” interface is a feature that is not guaranteed to be functionally or electrically compatible between modules. Different Verdin modules may provide various functionalities on the same sets of “Module-specific” pins. If a carrier board design relies on such features, the selection of Verdin modules suitable for being used with that particular carrier board design may be limited. An incompatible SoM/carrier board combination may disable all functionalities or even damage the SoM or the carrier board. The use of these pins could make upgrades impossible.

2.1.1 “Always Compatible” Interfaces

The table in Figure 1 shows the interfaces that are provided by every Verdin module. The “GPIO Capable” column indicates whether the assigned pins can be used as GPIOs.

The “Instances” column indicates the number of interfaces that the Verdin specification guarantees to be present for the “Always Compatible” interfaces. Customers should consult the datasheet for specific Verdin module variants to check for special features or restrictions on interfaces.

<table>
<thead>
<tr>
<th>Description</th>
<th>Instances</th>
<th>Name</th>
<th>Note</th>
<th>GPIO Capable</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gigabit Ethernet</td>
<td>1</td>
<td>ETH_1</td>
<td>Media-dependent interface (PHY on module), backward compatible with Fast Ethernet.</td>
<td>No</td>
</tr>
<tr>
<td>USB 2.0 Host</td>
<td>1</td>
<td>USB_2</td>
<td>High-Speed USB, backward compatible with Full and Low-Speed USB.</td>
<td>No</td>
</tr>
<tr>
<td>USB 2.0 OTG</td>
<td>1</td>
<td>USB_1</td>
<td>Can be configured for host or client usage. SoC usually uses this port in recovery mode.</td>
<td>No</td>
</tr>
<tr>
<td>I²C</td>
<td>1</td>
<td>I2C_1</td>
<td>General Purpose</td>
<td>Yes*</td>
</tr>
<tr>
<td>SPI</td>
<td>1</td>
<td>SPI_1</td>
<td>Single chip-select pin</td>
<td>Yes*</td>
</tr>
<tr>
<td>UART (RX, TX)</td>
<td>2</td>
<td>UART_1</td>
<td>General Purpose</td>
<td>Yes*</td>
</tr>
<tr>
<td>UART (RX, TX)</td>
<td>1</td>
<td>UART_3</td>
<td>Primary operating system debug port (console)</td>
<td>Yes*</td>
</tr>
<tr>
<td>PWM</td>
<td>1</td>
<td>PWM_1</td>
<td>General Purpose</td>
<td>Yes*</td>
</tr>
<tr>
<td>SDIO</td>
<td>1</td>
<td>SD_1</td>
<td>4-bit interface, I/O voltage might be switchable between 1.8V and 3.3V for UHS-I support</td>
<td>Yes*</td>
</tr>
<tr>
<td>GPIO</td>
<td>4</td>
<td>GPIO_1..4</td>
<td>General Purpose</td>
<td>Yes</td>
</tr>
<tr>
<td>JTAG</td>
<td>1</td>
<td>JTAG_1</td>
<td>General Purpose</td>
<td>Yes*</td>
</tr>
</tbody>
</table>

*GPIO function can be limited on some modules. Please check the datasheet of the respective module or the Pinout Designer tool.

Figure 1: “Always Compatible” Interfaces
2.1.2 “Reserved” Interfaces

The table in Figure 2 shows “Reserved” interfaces.

Some of the “Reserved” interfaces are extending the functionality of an “Always Compatible” interface. For example, the additional USB 3.x SuperSpeed signals in the “Reserved” class must be used in conjunction with the USB 2.0 Host interface signals. There are additional RTS/CTS hardware flow control signals that need to be used in conjunction with the respective general-purpose UART that is in the “Always Compatible” class.

Since the “Reserved” interfaces are possibly missing on some SoC, it is mandatory to consult the module datasheet for further information. A useful tool is the Toradex Pinout Designer, which can help to compare the available features of different Verdin modules.

<table>
<thead>
<tr>
<th>Description</th>
<th>Standard</th>
<th>Names</th>
<th>Note</th>
<th>GPIO Capable</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPI DSI</td>
<td>1</td>
<td>DSI_1</td>
<td>Primary display interface, up to 4 data lanes.</td>
<td>No</td>
</tr>
<tr>
<td>HDMI</td>
<td>1</td>
<td>HDMI_1</td>
<td>Secondary display interface</td>
<td>No</td>
</tr>
<tr>
<td>RGMII</td>
<td>1</td>
<td>ETH_2_RGMII</td>
<td>Backward compatibility with RMII is not mandatory</td>
<td>Yes*</td>
</tr>
<tr>
<td>USB 3.x Host</td>
<td>1</td>
<td>USB_2</td>
<td>Additional SuperSpeed signals that need to be used in conjunction with the USB 2.0 Host interface</td>
<td>No</td>
</tr>
<tr>
<td>PCIe</td>
<td>1</td>
<td>PCIE_1</td>
<td>1 lane with reference clock. Supported PCIe generation depends on the module</td>
<td>No</td>
</tr>
<tr>
<td>i2C</td>
<td>3</td>
<td>I2C_2_DSI</td>
<td>1x Reserved for DSI (might be usable as general purpose i2C)</td>
<td>Yes*</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I2C_3_HDMI</td>
<td>1x Reserved for HDMI (might be usable as general purpose i2C)</td>
<td>Yes*</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I2C_4_CSI</td>
<td>1x Reserved for CSI (might be usable as general purpose i2C)</td>
<td>Yes*</td>
</tr>
<tr>
<td>QSPI</td>
<td>1</td>
<td>QSPI_1</td>
<td>The related software drivers may prevent this interface from being used as a regular SPI interface.</td>
<td>Yes*</td>
</tr>
<tr>
<td>UART (RX, TX)</td>
<td>1</td>
<td>UART_4</td>
<td>Secondary operating system (real-time OS) debug port. It might be usable as general purpose UART.</td>
<td>Yes*</td>
</tr>
<tr>
<td>UART (RTS, CTS)</td>
<td>2</td>
<td>UART_1</td>
<td>Complementary hardware flow control signals for the fully compatible general purpose UART interfaces</td>
<td>Yes*</td>
</tr>
<tr>
<td>CAN</td>
<td>2</td>
<td>CAN_1, CAN_2</td>
<td>CAN or CAN FD compatible</td>
<td>Yes*</td>
</tr>
<tr>
<td>MIPI CSI-2</td>
<td>1</td>
<td>CSI_1</td>
<td>Up to 4 data lanes</td>
<td>No</td>
</tr>
<tr>
<td>PWM</td>
<td>2</td>
<td>PWM_2, PWM_3_DSI</td>
<td>1x General purpose</td>
<td>Yes*</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1x Reserved for display backlight control</td>
<td>Yes*</td>
</tr>
<tr>
<td>i2S</td>
<td>2</td>
<td>I2S_1, I2S_2</td>
<td>1x With master clock output</td>
<td>Yes*</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1x Without master clock output</td>
<td>Yes*</td>
</tr>
<tr>
<td>GPIO</td>
<td>6</td>
<td>GPIO_5..8_CSI, GPIO_9..10_DSI</td>
<td>2x Reserved for DSI, 4x Reserved for CSI</td>
<td>Yes</td>
</tr>
<tr>
<td>ADC</td>
<td>4</td>
<td>ADC_1..4</td>
<td></td>
<td>Yes*</td>
</tr>
</tbody>
</table>

*GPIO functionality may be limited on some modules. Please check the datasheet of the respective module or the Pinout Designer tool.
2.1.3 “Module-specific” Interfaces

“Module-specific” interfaces allow for the possibility of including interfaces that may not be widely adopted (yet) or interfaces that may be specific to a particular device or groups of devices. The concept provides a mechanism for extending features that are present on “Always Compatible” or “Reserved” pins, e.g., providing additional PCI-Express lanes.

It should be noted that Toradex does its best to keep “Module-specific” interfaces standard across modules that share such interfaces. For example, suppose both module A and module B have an LVDS interface available in the same configuration as a “Module-specific” interface. In that case, it is a priority to assign them to the same pins in the “Module-specific” area of the connector. Hence, both module A and module B would ideally share compatibility between this part of the “Module-specific” interface.

2.2 Architecture

The block diagram in Figure 3 shows the basic architecture of the Verdin module, depicting the “Always Compatible” interfaces, “Reserved” interfaces, and some examples of “Module-specific” interfaces.
Figure 3: Verdin Module Architecture
2.3 Module and Carrier Board Compatibility

To ensure that any carrier board design is compatible with all Verdin modules, only the standard functions of the “Always Compatible” and “Reserved” interfaces should be used. Alternate functions are not guaranteed to be compatible. Special care must be taken with the “Module-specific” signals. The “Module-specific” signals might be electrically incompatible between different Verdin modules. This means that the system might not work, and this may result in damage done to the module or the carrier board.

The Toradex Pinout Designer tool can be used for comparing available features and interfaces of different Verdin modules. Make sure to enable the note fields in the viewing options in order to get additional information. Even though the Pinout Designer is a very powerful tool, it is still recommended to read the datasheets of the different Verdin modules in order to check the functional and electrical compatibility of the interfaces/pins.

If a custom carrier board implements any “Module-specific” interfaces, it may not be 100% compatible with all Verdin modules. Where “Module-specific” interfaces are common between different Verdin modules, they shall be provided on the same pins where possible. Therefore, designs that make use of the “Module-specific” interfaces of a specific Verdin module may be compatible with other Verdin modules – please check the interface specifications of individual Verdin modules carefully.
3. Interface Specifications

3.1 Signal Naming Convention

Identical signals of different interfaces are distinguished by adding the interface index as a suffix (e.g., PWM_1, PWM_2, etc.). Interface indexing usually starts at one. Signals named after a standard or follow a widely acknowledged common naming convention (such as the Ethernet or LVDS interfaces) may use a zero-based index.

Differential pair signal components are suffixed with either a “P” (for positive) or “N” (for negative). Active low signals are suffixed with a “#”.

The underscore (“_”) is used as a separator to delimit fragments of the signal name (such as signal group, channel, and signal descriptor components) to make the signal name easy to read and interpret.

3.2 Standard Interfaces

The Verdin standard interfaces are the common name for the “Always Compatible” and “Reserved” interfaces. Toradex Pinout Designer eases the configuration of standard interfaces to facilitate the development process.

3.2.1 Gigabit Ethernet

The gigabit Ethernet port is a media-dependent interface for 10/100/1000 Mbit Ethernet. The PHY is located on the module. Therefore, only the magnetics are required on the carrier board. The signals between the PHY and the magnetics operate in the “voltage” mode. This means there is no center tap voltage required.

3.2.2 USB Host

The USB Host interface consists of a USB 2.0 High-Speed interface which is part of the “Always Compatible” interfaces. This interface is backward compatible with Full- and Low-Speed USB 2.0. In the “Reserved” section, there are additional SuperSpeed signals used in combination with the USB 2.0 data signals to provide a USB 3.x capable interface. The actual supported USB 3.x generation and maximum transfer rate depend on the Verdin module.

3.2.3 USB OTG

The USB OTG port is only USB 2.0 High/Full/Low-Speed capable. There are no additional SuperSpeed signals available for the USB OTG as Verdin standard pins. The USB OTG port can be used as a host or client port. Modules may use this interface to flash the firmware in recovery mode.

3.2.4 I²C

There is one general-purpose I²C interface in the “Always Compatible” section. There are additional three I²C interfaces in the “Reserved” class. These interfaces are reserved for the DSI display, HDMI output, and the CSI camera. If a module does not feature one of these interfaces, the related I²C interface may also be missing. Whenever possible, the reserved I²C interface should be used in combination with its related primary interface. Whether a reserved I²C can also be used as a general-purpose interface depends on the Verdin module. In certain configurations, the I²C port reserved for HDMI cannot be used as a general-purpose interface, and I²C ports tied to DSI and CSI may be used for general communication. Please check the datasheets of Verdin SoMs to understand if these I²C interfaces can be used as general-purpose interfaces.
3.2.5 SPI

There is one SPI interface in the “Always Compatible” class. The interface features a single chip select pin.

3.2.6 QSPI

The QuadSPI interface might be used for interfacing external memory devices (e.g., NAND and NOR flashes).

3.2.7 UART

There are four standard UARTs available on the Verdin module. UART_1 and UART_2 are general-purpose interfaces. The RX and TX signals of these interfaces are in the “Always Compatible” section. In contrast, the additional RTS/CTS signals for hardware flow control are located in the “Reserved” interfaces section.

UART_3 is in the “Always Compatible” section and is intended to be used for main OS debug log output. It could be used for general purposes, but we strongly recommend making this interface available for debugging purposes. UART_4 is in the “Reserved” class. On modules with a real-time core, the interface is intended to be used as the debug log output of the real-time operating system. The interface may be used as a general-purpose UART.

3.2.8 PWM

There are 3 PWM signals on the Verdin standard. PWM_1 is the only one in the “Always Compatible” class. PWM_1, as well as PWM_2, are general purpose pulse width modulation outputs. The third interface, PWM_3_DSI, is reserved for the DSI interface (for display backlight inverter control).

3.2.9 SDIO

The SDIO supports up to 4 data bits. Attention must be taken to the I/O voltage of this interface. To comply with the SD memory card specifications, the I/O pins can run with 3.3V. Verdin modules might integrate UHS-I modes in which the voltage is switched to 1.8V during card initialization. There is no need for pull-up resistors on the carrier board for the SDIO signals (CMD, DATAx, and CLK). Either the SoC has integrated pull-up resistors, or they are located on the module PCB.

3.2.10 MIPI DSI

The MIPI DSI is the primary Verdin display interface and supports up to four data lanes. The supported maximum DSI transfer rate depends on the module.

Simple bridge ICs can be placed on the carrier board to support standard display interfaces such as HDMI and LVDS. The Verdin ecosystem provides a wide range of display adapters that are meant to be reference designs and implementation examples (e.g., Verdin DSI to HDMI Adapter, Verdin DSI to LVDS Adapter, Verdin DSI to RGB Adapter).

3.2.11 HDMI

The HDMI output is the secondary Verdin display interface. The supported HDMI version depends on the Verdin module. Some modules might support DisplayPort as an alternate function.

3.2.12 PCIe

Verdin supports one lane of PCI Express, including a 100MHz reference clock. The supported PCIe generation (interface speed) depends on the module.
3.2.13 CAN

There are up to two Controller Area Network interfaces available on Verdin modules. Depending on the particular module, besides CAN, CAN FD (flexible data rate) may be supported as well.

3.2.14 MIPI CSI-2

There is one MIPI CSI-2 camera interface in the “Reserved” class with up to 4 data lanes. The supported interface speed and maximum resolution depend on the module.

3.2.15 ADC

There are four ADC inputs in the “Reserved” class. The inputs shall have at least an 8-bit resolution and an input voltage range of 0V to 1.8V.

3.2.16 JTAG

Depending on the module, the JTAG interface may be used for debugging purposes or boundary-scan testing in production. Even though the nominal I/O voltage of the JTAG pins is 1.8V, it is recommended to use the JTAG_1_VREF for the I/O voltage of the JTAG adapter. This offers more flexibility for Verdin modules with different JTAG I/O voltages.

3.3 “Module-specific” Interfaces

There is a total of 45 “Module-specific” pins on the Verdin module. These pins may be used for allocating any types of interfaces not fitting in any of the “Always Compatible” and “Reserved” interfaces categories.

Even the interface voltage depends on the module and could lead to malfunction if a Verdin module is used in an incompatible carrier board!

The “Module-specific” pins are allocated on the module edge connector in groups of five signals. Depending on the Verdin module, the pins may be used in different patterns. For example, if the 5 pins are used for a set of two differential pairs, the pin between the pairs can be connected to the ground on the module or might be used for low-speed signals. In this case, a stitching capacitor from the low-speed signal to GND on the module and the carrier board is recommended to provide a return path for the differential pair signals.

<table>
<thead>
<tr>
<th>Module-Specific Pin</th>
<th>Used as Single Ended</th>
<th>Used as Differential Pair with Ground</th>
<th>Combination of Differential Pair and Low-Speed Single Ended</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>MSP_1</td>
<td>Single-Ended Pin 1</td>
<td>Diff Pair A Positive</td>
<td>Diff Pair A Positive</td>
</tr>
<tr>
<td>MSP_2</td>
<td>Single-Ended Pin 2</td>
<td>Diff Pair A Negative</td>
<td>Diff Pair A Negative</td>
</tr>
<tr>
<td>MSP_3</td>
<td>Single-Ended Pin 3</td>
<td>GND</td>
<td>Low-Speed Signal with 1nF Stitching</td>
</tr>
<tr>
<td>MSP_4</td>
<td>Single-Ended Pin 4</td>
<td>Diff Pair B Positive</td>
<td>Diff Pair B Positive</td>
</tr>
<tr>
<td>MSP_5</td>
<td>Single-Ended Pin 5</td>
<td>Diff Pair B Negative</td>
<td>Diff Pair B Negative</td>
</tr>
<tr>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
</tbody>
</table>

The assignment of the positive and negative components of differential pairs in Figure 4 is only an example. The module might assign the positive and negative components swapped.
3.4 Physical Pin Definition and Location

Signal definitions in terms of physical pins and their locations on the Verdin module can be found in the appendix. The table in Appendix C defines the physical pins and their location on the Verdin module.

The total number of usable pins on the module is 260. The ground pin count is 47 (~18%). The main power supply (VCC) power pin count is 5.

3.5 Direct Breakout™

Direct Breakout™ aims to reduce the complexity of carrier board routing from the module connector to the real-world I/O ports by making it possible to route signals without traversing layers of crossing critical signals. Interfaces are physically grouped into functional “locations” on the SODIMM connector so that all signals associated with a specific interface are in one common location, reducing routing complexity. The pin order within an interface matches the pin order of commonly used connectors.

![Figure 5: Direct Breakout Example](image)

The image in Figure 5 shows the concept of a direct breakout by illustrating how complex routing and layout are encapsulated on the Verdin module, providing the potential for simple routing on the carrier board.
4. Mechanical Specifications

4.1 Overview

The Verdin module form factor mechanical dimensions have been specified based on careful analysis of required board space for typical device packages (SoC, memory ICs, power ICs, Wi-Fi module, and peripheral ICs) and certain key features. This has been balanced with the requirement to keep the form factor as small as reasonably possible. A single mechanical size has been defined.

4.2 Module Dimensions

![Figure 6: Module dimensions top side (mm)](image)

On the bottom side of the Verdin module, there are 10 test pads (5 on each side). These pads are used by the module manufacturer for test purposes. On a custom carrier board, these test pads do not need to be connected.
4.3 Module Connector and Stacking Height

The Verdin module uses the SODIMM DDR4 memory module edge connector. This connector has 260 pins with a 0.5mm pitch. Suitable connectors are available from different manufacturers in various board-to-board stacking heights. Manufacturers such as Amphenol or TE Connectivity use the term stacking height for the connector’s overall height. This is not the actual distance between the module and the carrier board, as the board-to-board connectors. Amphenol and TE Connectivity provide four different connector heights from 4mm to 9.2mm.

The following table compares the different options. The connector height is the total height of the connector that can also be found in the name of the connector. The board-to-board distance is the nominal space between the carrier board and the module. Please note that in worst-case situations, this distance can be smaller. The column “Component Height Carrier Board” indicates the recommended maximum height of components underneath the module. Close to the SODIMM connector, there is an area that allows for higher components such as decoupling capacitors or series resistors to be placed. The maximum height in this area is listed in the column “Component Height Carrier Board (next to connector)”.

<table>
<thead>
<tr>
<th>Connector Height</th>
<th>Board-to-board distance</th>
<th>Component Height Carrier Board</th>
<th>Component Height Carrier Board (next to connector)</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 mm</td>
<td>1.52 mm</td>
<td></td>
<td></td>
<td>Connector not suitable for Verdin modules due to the too-small board-to-board distance</td>
</tr>
<tr>
<td>5.2 mm</td>
<td>2.62 mm</td>
<td>0 mm</td>
<td>0.8 mm</td>
<td>Recommended stacking height for Verdin modules</td>
</tr>
<tr>
<td>8 mm</td>
<td>5.42 mm</td>
<td>2.8 mm</td>
<td>3.6 mm</td>
<td></td>
</tr>
<tr>
<td>9.2 mm</td>
<td>6.62 mm</td>
<td>4 mm</td>
<td>4.8 mm</td>
<td></td>
</tr>
</tbody>
</table>

Table 1: SODIMM Connector Stacking Height

There are also reverse angle connectors available. These connectors are not recommended for modules that require a cooling solution. Toradex recommends using the TE Connectivity 2309409-2 which has a connector height of 5.2mm that provides a board-to-board distance of 2.62mm.

The Verdin module does not follow the JEDEC specifications, which allow only a maximum of 1.2 mm for components on the top and bottom side of the module. The components on the top side of the Verdin module are limited to 3.0 mm in height. In contrast, the absolute maximum height for components placed on the bottom side is limited to 2.0 mm, except for an area next to the edge.
connector in which the module components are limited to 1.2 mm height. This allows for an extra 0.8 mm for decoupling capacitors and series resistors on the carrier board.

Even though a SODIMM with 5.2 mm height provides a nominal board-to-board distance of 2.62 mm, it is not recommended to place any components underneath the module (except for those next to the edge connector). The clip mechanism of the SODIMM connector is not rigid. This means that upon inserting the module, the module can be pushed a bit further down in the carrier board's direction. With the additional tolerances of the connector and the module PCB thickness, there is no space left for components on the carrier board.

Even if a module does not use up all the component height allowance, it is advisable not to squeeze in additional components between the module and the carrier board. Reserving the complete component height to the module guarantees mechanical compatibility with existing and future Verdin modules and module versions. If components need to be placed underneath the module, a connector with a larger stacking height is recommended.

### 4.4 Fixation of the Module

The SODIMM DDR4 connector comes with an integrated clip mechanism for a fast, secure, and convenient module fixation. For many applications, this fixation is enough. However, if the module is used in a harsh environment where higher vibration and shock tolerance/resistance is required, the module can be screwed down to the carrier board. Screwing down the module is also advisable if heavier heatsinks are mounted directly to the module. There are two mounting holes at the edge of the module designed to be used with M2 screws.

On Toradex carrier boards, there are two standoffs below the longer edge (further from the SODIMM DDR4 connector) of the SoM (S1 and S2 in Figure 9). These are used for providing a more robust fixation of Verdin modules to carrier boards and are only 2 mm tall. This allows for easier insertion of modules and an improved mounting experience. However, for a final product, it is recommended to use 2.5 mm standoffs for S1 and S2, especially if a heatsink will also be mounted to those spacers. This provides a less convenient mounting experience but ensures the parallel alignment of the module and the carrier board PCBs.
4.5 Thermal Solution

4.5.1 Verdin Industrial Heatsink

There are four standoffs required for mounting the Verdin Industrial Heatsink (S1, S2, S3, and S4 in Figure 9). The two standoffs underneath the module (S1 and S2) need to have a height of 2.5 mm. The two additional standoffs next to the SODIMM DDR4 connector (S3 and S4) need to be 7.0 mm tall.

![Figure 9: Standoff Locations (mm)](image)

4.5.2 Verdin Clip-on Heatsink

TBA
4.6 Connector and Standoff Land Pattern Requirements

The required land pattern depends on the need for additional standoffs. All of the standoffs are optional. Either no standoffs, only the two at the long edge of the module further from the SODIMM DDR4 connector (S1 and S2), or all four (S1, S2, S3, and S4) are acceptable. The standoffs S1 and S2 are used for additional fixation of the module (see section 4.4). For these, it is recommended to use M2x0.4 standoffs with a height of 2.5 mm. For mounting the optional Verdin Industrial Heatsink, two additional M2x0.4 standoffs (S3 and S4) are required. The height of these standoffs needs to be 7.0 mm.

The land pattern below is optimized for the TE Connectivity 2309409-2 SODIMM DDR4 connector. If a different connector is used, please check the land pattern recommendations of the connector manufacturer. Please adjust the heights of the standoffs accordingly.

![Carrier Board Land Pattern (mm)](image)

Figure 10: Carrier Board Land Pattern (mm)

4.7 Carrier Board Space Requirements

The required PCB area for the module depends on the module fixing method and the cooling solution.
4.8 Pin Numbering

The Verdin module follows the same pin numbering scheme as the SO-DIMM DDR4 standard. Pins on the top side of the module have an odd number, while the pins on the bottom side have an even number.

Figure 11: Pin numbering schema on the top side of the module (top view)

Figure 12: Pin numbering schema on the bottom side of the module (bottom view)
4.8.1 Generic Test Point Interfaces

Every Verdin module provides 10 test points on the module PCB’s bottom side, as shown in Figure 13. The test points are split into groups of 5 pads. Each set is symmetrical about the centered Y-axis (the Y plane is orthogonal to the connector edge).

The test points are “Module-specific” pins. The signals connected to these test points are defined for each Verdin module for factory testing purposes. Customer carrier boards shall leave these pads unconnected.

Figure 13: Bottom side of module illustrating test points and relative positions (bottom view)
5. Electrical Specifications

5.1 Power Supplies

All Verdin modules are powered by a single voltage VCC and an optional low-current backup power supply for purposes such as Real Time Clock (RTC) support. The main power supply offers a wide input voltage range of 3.135V to 5.5V (absolute). This allows for supplying the module with 3.3V ±5%, 5V ±10%, or even from a single-cell lithium battery. For simple applications, the module can run directly from a USB power port.

The Verdin form factor is specified for a maximum sustained power consumption of up to 8.25W and a maximum peak power consumption of up to 12.5W for the SoMs.

Most of the GPIO capable I/O pins run on 1.8V logic level. The Verdin module provides a reference 1.8V output for the I/O rails (PWR_1V8_MOCI). The module provides up to 250mA on this pin. Carrier boards may use this module output rail directly as the only 1.8V supply for their peripherals. This saves complexity and cost on the carrier board. The carrier board needs to ensure that the maximum amount of current drawn from the PWR_1V8_MOCI output pin does not exceed 250mA. Drawing a higher current can lead to instability and damages to the module power supply.

Further carrier board power supply requirements (power rating, isolation and decoupling, bulk capacitance, and characteristics such as ramp-up rate, etc.) are detailed in a separate carrier board design guide.

5.2 Power Supply and Power Management Signals

VCC is the only power supply required to be present for the module to become operational. Once VCC is present and is within specification, the module powers up and starts normal operation automatically.

VCC_BACKUP is not required for the module to start normal operation. However, it is mandatory if the application requires features that rely on this supply being always on, such as the Real-Time Clock (RTC).

Besides power supply pins, the Verdin module form factor supports several power-management signals. The signals are not mandatory to be used with carrier boards. However, they allow different power management schemes to be implemented on carrier boards: from a very simple approach to an advanced one with extra power-saving features and even systems operating from single-cell lithium batteries.
For power management purposes, all Verdin modules feature the following system control signals:

<table>
<thead>
<tr>
<th>Verdin Pin</th>
<th>Verdin Signal Name</th>
<th>I/O</th>
<th>Type</th>
<th>Power Rail</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>258</td>
<td>CTRL_RESET_MOCI#</td>
<td>O</td>
<td>OD</td>
<td>3.3V Tolerant</td>
<td>Reset output for carrier board peripherals. This reset is derived from the SoC reset on the module. Note that during and after a sleep state, the CTRL_RESET_MOCI# does not get asserted. The output is an open-drain type without a pull-up resistor on the module. The signal is 3.3V tolerant. The carrier board can pull the signal up to 1.8V or 3.3V. This signal can be left floating on carrier boards.</td>
</tr>
<tr>
<td>254</td>
<td>CTRL_PWR_EN_MOCI</td>
<td>O</td>
<td>CMOS</td>
<td>1.8V</td>
<td>Enable signal for the power rails of the carrier board peripherals. This output remains high during sleep modes.</td>
</tr>
<tr>
<td>256</td>
<td>CTRL_SLEEP_MOCI#</td>
<td>O</td>
<td>CMOS</td>
<td>1.8V</td>
<td>Enable signal for the power rails on the carrier board peripherals needs to be turned off during sleep mode. It is only high during the running mode. The signal is standard GPIO with an on-module 10k pull-down resistors. The signal is defined during the power-up sequence. The signal can be left floating on the carrier board.</td>
</tr>
<tr>
<td>260</td>
<td>CTRL_RESET_MICO#</td>
<td>I</td>
<td>OD</td>
<td>1.8V</td>
<td>Open-drain input, which resets the module if shorted to ground on carrier board. There is a 100k on-module pull-up to the 1.8V RTC rail present. This means that this signal can be left floating on carrier boards.</td>
</tr>
<tr>
<td>248</td>
<td>CTRL_PWR_BTN_MICO#</td>
<td>I</td>
<td>OD</td>
<td>1.8V</td>
<td>Long pulling down (&gt;5s) is shutting down the module. Short pulling down is turning on module from off-state. A more detailed function description can be found in section 5.3 Open-drain input with 100k pull-up resistor to the 1.8V RTC rail is on the module. This signal can be left floating on carrier boards. (* the actual minimum duration depends on the Verdin module)</td>
</tr>
<tr>
<td>246</td>
<td>CTRL_RECOVERY_MICO#</td>
<td>I</td>
<td>OD</td>
<td>1.8V</td>
<td>Shorting to the ground during power-up is setting the module into recovery mode. There is a 10k pull-up on the module. This signal can be left floating on carrier boards.</td>
</tr>
<tr>
<td>252</td>
<td>CTRL_WAKE1_MICO#</td>
<td>I</td>
<td>CMOS</td>
<td>1.8V</td>
<td>Wake capable pin, which allows resuming from sleep mode. There are no pull resistors on the carrier board. This signal can be left floating on carrier boards if the wake feature is disabled in the software.</td>
</tr>
<tr>
<td>250</td>
<td>CTRL_FORCE_OFF_MOCI#</td>
<td>O</td>
<td>OD</td>
<td>5V Tolerant</td>
<td>Output for forcing the turning-off of the main power rail. This signal needs to be blanked (ignored) for the first 400ms during the power-up sequence. The output is an open-drain type without a pull-up resistor on the module. The signal is 5V tolerant. The carrier board can pull the signal up to 1.8V, 3.3V, or 5V. This signal can be left floating on carrier boards.</td>
</tr>
</tbody>
</table>

Figure 14: System Control Signals

To make the direction of the power management signals clear, the ending MICO or MOCI are appended to the signal names. MICO is the abbreviation for “Module Input, Carrier board Output,” while MOCI stands for “Module Output, Carrier board Input.”

In general, every Verdin module shall start booting if the main power rail is applied. Most of the system control signals are optional to be used on the carrier board. The power management features of Verdin modules provide great flexibility and may support different carrier board power scenarios.

Detailed information on the possible carrier board power management schemes, power management states, and power up and down sequences can be found in the carrier board design guide.
5.3 Module Power Management States

Verdin modules support different power states. The following table describes what the various states mean. Depending on the carrier board power supply use case, some of the states may not be available.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>No VCC</td>
<td>The main VCC power rail is no applied to the module. The VCC_BACKUP is maybe available for keeping the RTC running. The CTRL_PWR_EN_MOCI and CTRL_SLEEP_MOCI# are both low to make sure no peripheral rails on the carrier board are enabled. CTRL_RESET_MOCI# and CTRL_FORCE_OFF_MOCI# are undefined. They can be high-z or driven low in this state.</td>
</tr>
<tr>
<td>Running</td>
<td>The module is running. Some unused module or carrier board peripherals maybe are switched off.</td>
</tr>
<tr>
<td>Reset</td>
<td>The module and the peripheral devices are in the reset state. The preferred reset mode is a “cold reset”. This means the PMIC shuts down all the rails on the module and drives the CTRL_PWR_EN_MOCI and CTRL_SLEEP_MOCI# low to turn off also the carrier board rails. If the CTRL_RESET_MICO# is low, the module is kept in the reset mode. This allows the carrier board to prolong the reset cycle.</td>
</tr>
<tr>
<td>Sleep</td>
<td>The CPU is in a low power suspend state. The peripherals on the module are either turned off or are put in a sleep state. The CTRL_SLEEP_MOCI# is driven low, allowing to turn off the power rails of peripherals that do not need to be powered in the sleep mode. The module can be woken up by an RTC event, a wake capable on-module peripherals, the CTRL_PWR_BTN_MICO# (power button), the CTRL_WAKE1_MICO#, or a wake-enabled GPIO (depending on the module).</td>
</tr>
<tr>
<td>Module OFF</td>
<td>The PMIC on the module has shut down all the power rails, but the VCC is still applied to the module. CTRL_PWR_EN_MOCI, CTRL_SLEEP_MOCI#, and CTRL_RESET_MOCI# are all set low to turn off peripheral power rails on the carrier board. The CTRL_FORCE_OFF_MOCI# output is also low. It depends on the carrier board power supply scheme whether this causes the module to stay in the “Module OFF” state or the VCC is removed, which means the module goes into “No VCC” mode. The power consumption of the module is in this state is very low. The VCC rail is only used for keeping the power management circuits and the RTC on. The actual consumption can be found in the datasheet of the Verdin module.</td>
</tr>
</tbody>
</table>

Table 2: Available Apalis power states

The module automatically transitions to the running mode when the VCC main power rail is applied to the module. In other words, all Verdin modules are ramping up the power rails and boot the system whenever the VCC is applied.

The CTRL_PWR_BTN_MICO# allows implementing a power button behavior like the ones used on regular personal computers and smartphones. Short pressing the power button is powering up the system from the “Module OFF” state or wakes the system from the sleep state. If the module is running, short pressing the power button generates a software interrupt. Depending on the operating system settings, this starts a software shut down or opens a menu that lets the customer decide what to do. Pressing the power button longer than 5 seconds shuts down the system immediately (without software interaction).
Figure 15: Module Power States and Transitions
## 6. Appendix A – Module Top Side Signal Definition

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Signal Group</th>
<th>Signal Name</th>
<th>Signal Type</th>
<th>Voltage Domain</th>
<th>Feature Group</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>JTAG</td>
<td>JTAG_1_TDI</td>
<td>Input</td>
<td>JTAG_1_VREF</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>3</td>
<td>JTAG</td>
<td>JTAG_1_TRST#</td>
<td>Input</td>
<td>JTAG_1_VREF</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>JTAG_1_TDO</td>
<td>Output</td>
<td>JTAG_1_VREF</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>JTAG_1_VREF</td>
<td>Reference Output</td>
<td>JTAG_1_VREF</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>JTAG_1_TCK</td>
<td>Input</td>
<td>JTAG_1_VREF</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>JTAG_1_TMS</td>
<td>Input</td>
<td>JTAG_1_VREF</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>15</td>
<td>PWM</td>
<td>PWM_1</td>
<td>Output</td>
<td>1.8V</td>
<td>“Always Compatible”</td>
</tr>
<tr>
<td>17</td>
<td></td>
<td>GPIO_9_DSI</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>19</td>
<td></td>
<td>PWM_3_DSI</td>
<td>Output</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>21</td>
<td></td>
<td>GPIO_10_DSI</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>23</td>
<td>DSI</td>
<td>DSI_1_D3_N</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>25</td>
<td></td>
<td>DSI_1_D3_P</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>27</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td>DSI_1_D2_N</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>31</td>
<td></td>
<td>DSI_1_D2_P</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>33</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td></td>
<td>DSI_1_CLK_N</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>37</td>
<td></td>
<td>DSI_1_CLK_P</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>39</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td></td>
<td>DSI_1_D1_N</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>43</td>
<td></td>
<td>DSI_1_D1_P</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>45</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td></td>
<td>DSI_1_D0_N</td>
<td>Differential Pair</td>
<td>Bidirectional</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>49</td>
<td></td>
<td>DSI_1_D0_P</td>
<td>Differential Pair</td>
<td>Bidirectional</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>51</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>53</td>
<td></td>
<td>I2C_2_DSI_SDA</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>55</td>
<td></td>
<td>I2C_2_DSI_SCL</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>57</td>
<td>HDMI</td>
<td>I2C_3_HDMI_SDA</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>59</td>
<td></td>
<td>I2C_3_HDMI_SCL</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>61</td>
<td></td>
<td>HDMI_1_HPD</td>
<td>Input</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>63</td>
<td></td>
<td>HDMI_1_CEC</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>“Reserved”</td>
</tr>
<tr>
<td>65</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>67</td>
<td></td>
<td>HDMI_1_TXC_N</td>
<td>Differential Pair</td>
<td>Output</td>
<td>“Reserved”</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
<td></td>
</tr>
<tr>
<td>69</td>
<td>HDMI_1_TXC_P</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>71</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>73</td>
<td>HDMI_1_TXD0_N</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>75</td>
<td>HDMI_1_TXD0_P</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>77</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>79</td>
<td>HDMI_1_TXD1_N</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>81</td>
<td>HDMI_1_TXD1_P</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>83</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>85</td>
<td>HDMI_1_TXD2_N</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>87</td>
<td>HDMI_1_TXD2_P</td>
<td>Differential Pair Output</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>89</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>91</td>
<td>CSI_1_MCLK</td>
<td>Output</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>93</td>
<td>I2C_4_CSI_SDA</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>95</td>
<td>I2C_4_CSI_SCL</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>97</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>99</td>
<td>CSI_1_D3_P</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>CSI_1_D3_N</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>103</td>
<td>CSI_1_D2_P</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>105</td>
<td>CSI_1_D2_N</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>109</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>CSI_1_CLK_P</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>113</td>
<td>CSI_1_CLK_N</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>115</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>117</td>
<td>CSI_1_D1_P</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>119</td>
<td>CSI_1_D1_N</td>
<td>Differential Pair Input</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>121</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>123</td>
<td>CSI_1_D0_P</td>
<td>Differential Pair Bidirectional</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>125</td>
<td>CSI_1_D0_N</td>
<td>Differential Pair Bidirectional</td>
<td>“Reserved”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>127</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>129</td>
<td>UART_1_RXD</td>
<td>Input</td>
<td>1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>131</td>
<td>UART_1_TXD</td>
<td>Output</td>
<td>1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>133</td>
<td>UART_1_RTS</td>
<td>Output</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>135</td>
<td>UART_1_CTS</td>
<td>Input</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>137</td>
<td>UART_2_RXD</td>
<td>Input</td>
<td>1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>139</td>
<td>UART_2_TXD</td>
<td>Output</td>
<td>1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>141</td>
<td>UART_2_RTS</td>
<td>Output</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>143</td>
<td>UART_2_CTS</td>
<td>Input</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
</tbody>
</table>

Notch

| 145 | GND |
| 147 | UART_3_RXD | Input | 1.8V | “Always Compatible” |
| 149 | UART_3_TXD | Output | 1.8V | “Always Compatible” |
| 151 | UART_4_RXD | Input | 1.8V | “Reserved” |
| 153 | UART_4_TXD | Output | 1.8V | “Reserved” |

DEBUG UART

| 155 | USB_1_EN | Output | 1.8V | “Always Compatible” |
| 157 | USB_1_OC# | Input | 1.8V | “Always Compatible” |
| 159 | USB_1_VBUS | Input | 5V Tolerant | “Always Compatible” |
| 161 | USB_1_ID | Input | 1.8V | “Always Compatible” |
| 163 | USB_1_D_N | Differential Pair | Bidirectional | “Always Compatible” |
| 165 | USB_1_D_P | Differential Pair | Bidirectional | “Always Compatible” |

USB

| 167 | GND |
| 169 | USB_2_SSTX_N | Differential Pair | Output | “Reserved” |
| 171 | USB_2_SSTX_P | Differential Pair | Output | “Reserved” |

| 173 | GND |
| 175 | USB_2_SSRX_N | Differential Pair | Input | “Reserved” |
| 177 | USB_2_SSRX_P | Differential Pair | Input | “Reserved” |

| 181 | USB_2_D_N | Differential Pair | Bidirectional | “Always Compatible” |
| 183 | USB_2_D_P | Differential Pair | Bidirectional | “Always Compatible” |
| 185 | USB_2_EN | Output | 1.8V | “Always Compatible” |
| 187 | USB_2_OC# | Input | 1.8V | “Always Compatible” |

RGMII

| 189 | ETH_2_RGMII_INT# | Input | 1.8V | “Reserved” |
| 191 | ETH_2_RGMII_MDI0 | Bidirectional | 1.8V | “Reserved” |
| 193 | ETH_2_RGMII_MDC | Output | 1.8V | “Reserved” |

<p>| 195 | GND |
| 197 | ETH_2_RGMII_RXC | Input | 1.8V | “Reserved” |
| 199 | ETH_2_RGMII_RX_CTL | Input | 1.8V | “Reserved” |
| 201 | ETH_2_RGMII_RXD_0 | Input | 1.8V | “Reserved” |
| 203 | ETH_2_RGMII_RXD_1 | Input | 1.8V | “Reserved” |
| 205 | ETH_2_RGMII_RXD_2 | Input | 1.8V | “Reserved” |
| 207 | ETH_2_RGMII_RXD_3 | Input | 1.8V | “Reserved” |
| 209 | GND |
| 211 | ETH_2_RGMII_TX_CTL | Output | 1.8V | “Reserved” |</p>
<table>
<thead>
<tr>
<th>Page</th>
<th>Description</th>
<th>Type</th>
<th>Voltage</th>
<th>Compatibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>213</td>
<td>ETH_2_RGMII_TXC</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>215</td>
<td>ETH_2_RGMII_TXD_3</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>217</td>
<td>ETH_2_RGMII_TXD_2</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>219</td>
<td>ETH_2_RGMII_TXD_1</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>221</td>
<td>ETH_2_RGMII_TXD_0</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>223</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>225</td>
<td>ETH_1_MDI0_P</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>227</td>
<td>ETH_1_MDI0_N</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>229</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>231</td>
<td>ETH_1_MDI1_N</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>233</td>
<td>ETH_1_MDI1_P</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>235</td>
<td>ETH_1_LED_1</td>
<td>Open-Drain Output</td>
<td>3.3V Tolerant</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>237</td>
<td>ETH_1_LED_2</td>
<td>Open-Drain Output</td>
<td>3.3V Tolerant</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>239</td>
<td>ETH_1_MDI2_P</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>241</td>
<td>ETH_1_MDI2_N</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>243</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>245</td>
<td>ETH_1_MDI3_N</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>247</td>
<td>ETH_1_MDI3_P</td>
<td>Differential Pair Bidirectional</td>
<td></td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>249</td>
<td>VCC_BACKUP</td>
<td>Power Input</td>
<td>3.6V Max</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>251</td>
<td>VCC</td>
<td>Power Input</td>
<td>3.135 – 5.5V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>253</td>
<td>VCC</td>
<td>Power Input</td>
<td>3.135 – 5.5V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>255</td>
<td>VCC</td>
<td>Power Input</td>
<td>3.135 – 5.5V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>257</td>
<td>VCC</td>
<td>Power Input</td>
<td>3.135 – 5.5V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>259</td>
<td>VCC</td>
<td>Power Input</td>
<td>3.135 – 5.5V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
</tbody>
</table>
## 7. Appendix B - Module Bottom Side Signal Definition

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Signal Group</th>
<th>Signal Name</th>
<th>Signal Type</th>
<th>Voltage Domain</th>
<th>Feature Group</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>ADC</td>
<td>ADC_1</td>
<td>Analog Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>4</td>
<td>ADC</td>
<td>ADC_2</td>
<td>Analog Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>6</td>
<td>ADC</td>
<td>ADC_3</td>
<td>Analog Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>8</td>
<td>ADC</td>
<td>ADC_4</td>
<td>Analog Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>I2C</td>
<td>I2C_1_SDA</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>14</td>
<td>I2C</td>
<td>I2C_1_SCL</td>
<td>Open-Drain</td>
<td>1.8V</td>
<td>&quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>16</td>
<td>PWM</td>
<td>PWM_2</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>18</td>
<td>CAN</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>CAN</td>
<td>CAN_1_TX</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>22</td>
<td>CAN</td>
<td>CAN_1_RX</td>
<td>Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>24</td>
<td>CAN</td>
<td>CAN_2_TX</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>26</td>
<td>CAN</td>
<td>CAN_2_RX</td>
<td>Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>28</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>I2S</td>
<td>I2S_1_BCLK</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>32</td>
<td>I2S</td>
<td>I2S_1_SYNC</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>34</td>
<td>I2S</td>
<td>I2S_1_D_OUT</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>36</td>
<td>I2S</td>
<td>I2S_1_D_IN</td>
<td>Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>38</td>
<td>I2S</td>
<td>I2S_1_MCLK</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>40</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>I2S</td>
<td>I2S_2_BCLK</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>44</td>
<td>I2S</td>
<td>I2S_2_SYNC</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>46</td>
<td>I2S</td>
<td>I2S_2_D_OUT</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>48</td>
<td>I2S</td>
<td>I2S_2_D_IN</td>
<td>Input</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>50</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>QSPI</td>
<td>QSPI_1_CLK</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>54</td>
<td>QSPI</td>
<td>QSPI_1_CS#</td>
<td>Output</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>56</td>
<td>QSPI</td>
<td>QSPI_1_IO0</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>58</td>
<td>QSPI</td>
<td>QSPI_1_IO1</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>QSPI_1_IO2</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>62</td>
<td>QSPI_1_IO3</td>
<td>Bidirectional</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>QSPI_1_CS2#</td>
<td>Output</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>66</td>
<td>QSPI_1_DQS</td>
<td>Output</td>
<td>1.8V</td>
<td>“Reserved”</td>
<td></td>
</tr>
<tr>
<td>68</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>70</td>
<td>SD_1_D2</td>
<td>Bidirectional</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>SD_1_D3</td>
<td>Bidirectional</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>74</td>
<td>SD_1_CMD</td>
<td>Bidirectional</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>76</td>
<td>SD_1_PWR_EN*</td>
<td>Output</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>78</td>
<td>SD_1_CLK</td>
<td>Output</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>80</td>
<td>SD_1_D0</td>
<td>Bidirectional</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>82</td>
<td>SD_1_D1</td>
<td>Bidirectional</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>84</td>
<td>SD_1_CD#*</td>
<td>Input</td>
<td>3.3V/1.8V</td>
<td>“Always Compatible”</td>
<td></td>
</tr>
<tr>
<td>86</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>88</td>
<td>MSP_1</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>90</td>
<td>MSP_2</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>92</td>
<td>MSP_3</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>94</td>
<td>MSP_4</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>96</td>
<td>MSP_5</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>98</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>MSP_6</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>102</td>
<td>MSP_7</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>104</td>
<td>MSP_8</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>106</td>
<td>MSP_9</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>108</td>
<td>MSP_10</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>112</td>
<td>MSP_11</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>114</td>
<td>MSP_12</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>116</td>
<td>MSP_13</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>118</td>
<td>MSP_14</td>
<td>Differential Pair/ Single Ended</td>
<td>“Module-specific”</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Page</td>
<td>Symbol</td>
<td>Description</td>
<td>Notes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>------</td>
<td>--------</td>
<td>-------------</td>
<td>-------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>MSP_15</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>122</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>124</td>
<td>MSP_16</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>126</td>
<td>MSP_17</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>MSP_18</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>130</td>
<td>MSP_19</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>132</td>
<td>MSP_20</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>134</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>136</td>
<td>MSP_21</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>138</td>
<td>MSP_22</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>140</td>
<td>MSP_23</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>142</td>
<td>MSP_24</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>144</td>
<td>MSP_25</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notch

<table>
<thead>
<tr>
<th>Page</th>
<th>Symbol</th>
<th>Description</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>146</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>148</td>
<td>MSP_26</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>150</td>
<td>MSP_27</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>152</td>
<td>MSP_28</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>154</td>
<td>MSP_29</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>156</td>
<td>MSP_30</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>158</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>160</td>
<td>MSP_31</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>162</td>
<td>MSP_32</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>164</td>
<td>MSP_33</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>166</td>
<td>MSP_34</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>168</td>
<td>MSP_35</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>170</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>172</td>
<td>MSP_36</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>174</td>
<td>MSP_37</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>Page</td>
<td>MSP_38</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>------</td>
<td>--------</td>
<td>-------------------------------</td>
<td>-------------------</td>
</tr>
<tr>
<td>176</td>
<td>MSP_39</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>178</td>
<td>MSP_40</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>180</td>
<td>GND</td>
<td></td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>182</td>
<td>MSP_41</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>184</td>
<td>MSP_42</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>186</td>
<td>MSP_43</td>
<td>GND/ Low Speed/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>188</td>
<td>MSP_44</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>190</td>
<td>MSP_45</td>
<td>Differential Pair/ Single Ended</td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>194</td>
<td>GND</td>
<td></td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>196</td>
<td>SPI_1_CLK</td>
<td>Output</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>198</td>
<td>SPI_1_MISO</td>
<td>Input</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>200</td>
<td>SPI_1_MOSI</td>
<td>Output</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>202</td>
<td>SPI_1_CS</td>
<td>Output</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>204</td>
<td>GND</td>
<td></td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>206</td>
<td>GPIO_1</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>208</td>
<td>GPIO_2</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>210</td>
<td>GPIO_3</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>212</td>
<td>GPIO_4</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>214</td>
<td>PWR_1V8_MOCI</td>
<td>Output 250mA max.</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>216</td>
<td>GPIO_5_CSI</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>218</td>
<td>GPIO_6_CSI</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>220</td>
<td>GPIO_7_CSI</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>222</td>
<td>GPIO_8_CSI</td>
<td>Bidirectional</td>
<td>1.8V &quot;Always Compatible&quot;</td>
</tr>
<tr>
<td>224</td>
<td>GND</td>
<td></td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>226</td>
<td>PCIe_1_CLK_N</td>
<td>Differential Pair Output</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>228</td>
<td>PCIe_1_CLK_P</td>
<td>Differential Pair Output</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>230</td>
<td>GND</td>
<td></td>
<td>&quot;Module-specific&quot;</td>
</tr>
<tr>
<td>232</td>
<td>PCIe_1_L0_RX_N</td>
<td>Differential Pair Input</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td>234</td>
<td>PCIe_1_L0_RX_P</td>
<td>Differential Pair Input</td>
<td>&quot;Reserved&quot;</td>
</tr>
<tr>
<td></td>
<td>Description</td>
<td>Type</td>
<td>Voltage</td>
</tr>
<tr>
<td>----</td>
<td>------------------------------</td>
<td>--------------------</td>
<td>---------</td>
</tr>
<tr>
<td>236</td>
<td>GND</td>
<td>Differential Pair Output</td>
<td></td>
</tr>
<tr>
<td>238</td>
<td>PCIE_1_L0_TX_N</td>
<td>Differential Pair Output</td>
<td></td>
</tr>
<tr>
<td>240</td>
<td>PCIE_1_L0_TX_P</td>
<td>Differential Pair Output</td>
<td></td>
</tr>
<tr>
<td>242</td>
<td>GND</td>
<td>Output</td>
<td>1.8V</td>
</tr>
<tr>
<td>244</td>
<td>PCIE_1_RESET#</td>
<td>Output</td>
<td>1.8V</td>
</tr>
<tr>
<td>246</td>
<td>CTRL_RECOVERY_MICO#</td>
<td>Open Drain Input</td>
<td>1.8V</td>
</tr>
<tr>
<td>248</td>
<td>CTRL_PWR_BTN_MICO#</td>
<td>Open Drain Input</td>
<td>1.8V</td>
</tr>
<tr>
<td>250</td>
<td>CTRL_FORCE_OFF_MOCI#</td>
<td>Open-Drain Output, 5V Tolerant</td>
<td>1.8V</td>
</tr>
<tr>
<td>252</td>
<td>CTRL_WAKE1_MICO#</td>
<td>Input</td>
<td>1.8V</td>
</tr>
<tr>
<td>254</td>
<td>CTRL_PWR_EN_MOCl</td>
<td>Output</td>
<td>1.8V</td>
</tr>
<tr>
<td>256</td>
<td>CTRL_SLEEP_MOCl#</td>
<td>Output</td>
<td>1.8V</td>
</tr>
<tr>
<td>258</td>
<td>CTRL_RESET_MOCl#</td>
<td>Open-Drain Output, 3.3V Tolerant</td>
<td>1.8V</td>
</tr>
<tr>
<td>260</td>
<td>CTRL_RESET_MICO#</td>
<td>Open Drain Input</td>
<td>1.8V</td>
</tr>
</tbody>
</table>

* The voltage domain may differ from the related interface signal domain. This depends on the architecture of the various SoCs. Please refer to Verdin module datasheets for details.
8. Appendix C - Physical Pin Definition and Location

<table>
<thead>
<tr>
<th>Signal Group</th>
<th>Module Top Side</th>
<th>MXM3 Pins</th>
<th>Module Bottom Side</th>
<th>Signal Group</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG</td>
<td>JTAG_1_TDI</td>
<td>1</td>
<td>2</td>
<td>ADC</td>
</tr>
<tr>
<td></td>
<td>JTAG_1_TRST#</td>
<td>3</td>
<td>4</td>
<td>ADC</td>
</tr>
<tr>
<td></td>
<td>JTAG_1_TDO</td>
<td>5</td>
<td>6</td>
<td>ADC</td>
</tr>
<tr>
<td></td>
<td>JTAG_1_VREF</td>
<td>7</td>
<td>8</td>
<td>ADC</td>
</tr>
<tr>
<td></td>
<td>JTAG_1_TCK</td>
<td>9</td>
<td>10</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>11</td>
<td>12</td>
<td>I2C</td>
</tr>
<tr>
<td></td>
<td>JTAG_1_TMS</td>
<td>13</td>
<td>14</td>
<td>I2C</td>
</tr>
<tr>
<td>PWM</td>
<td>PWM_1</td>
<td>15</td>
<td>16</td>
<td>PWM</td>
</tr>
<tr>
<td></td>
<td>GPIO_9_DSI</td>
<td>17</td>
<td>18</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>PWM_3_DSI</td>
<td>19</td>
<td>20</td>
<td>CAN</td>
</tr>
<tr>
<td></td>
<td>GPIO_10_DSI</td>
<td>21</td>
<td>22</td>
<td>CAN</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D3_N</td>
<td>23</td>
<td>24</td>
<td>CAN</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D3_P</td>
<td>25</td>
<td>26</td>
<td>CAN</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>27</td>
<td>28</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D2_N</td>
<td>29</td>
<td>30</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D2_P</td>
<td>31</td>
<td>32</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>33</td>
<td>34</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>DSI_1_CLK_N</td>
<td>35</td>
<td>36</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>DSI_1_CLK_P</td>
<td>37</td>
<td>38</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>39</td>
<td>40</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D1_N</td>
<td>41</td>
<td>42</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D1_P</td>
<td>43</td>
<td>44</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>45</td>
<td>46</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D0_N</td>
<td>47</td>
<td>48</td>
<td>I2S</td>
</tr>
<tr>
<td></td>
<td>DSI_1_D0_P</td>
<td>49</td>
<td>50</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>51</td>
<td>52</td>
<td>QSPI</td>
</tr>
<tr>
<td></td>
<td>I2C_2_DSI_SDA</td>
<td>53</td>
<td>54</td>
<td>QSPI</td>
</tr>
<tr>
<td></td>
<td>I2C_2_DSI_SCL</td>
<td>55</td>
<td>56</td>
<td>QSPI</td>
</tr>
<tr>
<td></td>
<td>I2C_3_HDMI_SDA</td>
<td>57</td>
<td>58</td>
<td>QSPI</td>
</tr>
<tr>
<td></td>
<td>I2C_3_HDMI_SCL</td>
<td>59</td>
<td>60</td>
<td>QSPI</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_HPD</td>
<td>61</td>
<td>62</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_CEC</td>
<td>63</td>
<td>64</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>65</td>
<td>66</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_TXC_N</td>
<td>67</td>
<td>68</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_TXC_P</td>
<td>69</td>
<td>70</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>71</td>
<td>72</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_TXD0_N</td>
<td>73</td>
<td>74</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_TXD0_P</td>
<td>75</td>
<td>76</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>GND</td>
<td>77</td>
<td>78</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_TXD1_N</td>
<td>79</td>
<td>80</td>
<td>SDIO</td>
</tr>
<tr>
<td></td>
<td>HDMI_1_TXD1_P</td>
<td>81</td>
<td>82</td>
<td>SDIO</td>
</tr>
<tr>
<td>Address</td>
<td>Function</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>---------------------------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>83</td>
<td>HDMI_1_TXD2_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>84</td>
<td>SD_1_CD#</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>85</td>
<td>HDMI_1_TXD2_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>86</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>87</td>
<td>MSP_1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>89</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>90</td>
<td>MSP_2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>91</td>
<td>CSI_1_MCLK</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>92</td>
<td>MSP_3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93</td>
<td>I2C_4_CSI_SDA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>94</td>
<td>MSP_4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>95</td>
<td>I2C_4_CSI_SCL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>96</td>
<td>MSP_5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>97</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>98</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>99</td>
<td>CSI_1_D3_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>MSP_6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>CSI_1_D3_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>102</td>
<td>MSP_7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>103</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>104</td>
<td>MSP_8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>105</td>
<td>CSI_1_D2_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>106</td>
<td>MSP_9</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>107</td>
<td>CSI_1_D2_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>108</td>
<td>MSP_10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>109</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>CSI_1_CLK_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>112</td>
<td>MSP_11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>113</td>
<td>CSI_1_CLK_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>114</td>
<td>MSP_12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>115</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>116</td>
<td>MSP_13</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>117</td>
<td>CSI_1_D1_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>118</td>
<td>MSP_14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>119</td>
<td>CSI_1_D1_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>MSP_15</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>121</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>122</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>123</td>
<td>CSI_1_D0_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>124</td>
<td>MSP_16</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>125</td>
<td>CSI_1_D0_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>126</td>
<td>MSP_17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>127</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>MSP_18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>129</td>
<td>UART_1_RXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>130</td>
<td>MSP_19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>131</td>
<td>UART_1_TXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>132</td>
<td>MSP_20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>133</td>
<td>UART_1_RTS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>134</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>135</td>
<td>UART_1_CTS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>136</td>
<td>MSP_21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>137</td>
<td>UART_2_RXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>138</td>
<td>MSP_22</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>139</td>
<td>UART_2_TXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>140</td>
<td>MSP_23</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>141</td>
<td>UART_2_RTS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>142</td>
<td>MSP_24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>143</td>
<td>UART_2_CTS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>144</td>
<td>MSP_25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>145</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>146</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>147</td>
<td>UART_3_RXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>148</td>
<td>MSP_26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>149</td>
<td>UART_3_TXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>150</td>
<td>MSP_27</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>151</td>
<td>UART_4_RXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>152</td>
<td>MSP_28</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>153</td>
<td>UART_4_TXD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>154</td>
<td>MSP_29</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>155</td>
<td>USB_1_EN</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>156</td>
<td>MSP_30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>157</td>
<td>USB_1_OC#</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>158</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>159</td>
<td>USB_1_VBUS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>160</td>
<td>MSP_31</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>161</td>
<td>USB_1_ID</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>162</td>
<td>MSP_32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>163</td>
<td>USB_1_D_N</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>164</td>
<td>MSP_33</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>165</td>
<td>USB_1_D_P</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>166</td>
<td>MSP_34</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>167</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>168</td>
<td>MSP_35</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pin Name</td>
<td>Pin Number</td>
<td>Description</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-------------------</td>
<td>------------</td>
<td>----------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_SSTX_N</td>
<td>169</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_SSTX_P</td>
<td>171</td>
<td>MSP_36</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>173</td>
<td>MSP_37</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_SSRX_N</td>
<td>175</td>
<td>MSP_38</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_SSRX_P</td>
<td>177</td>
<td>MSP_39</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>179</td>
<td>MSP_40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_D_N</td>
<td>181</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_D_P</td>
<td>183</td>
<td>MSP_41</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_EN</td>
<td>185</td>
<td>MSP_42</td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_2_OC#</td>
<td>187</td>
<td>MSP_43</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_INT#</td>
<td>189</td>
<td>MSP_44</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_MDIO</td>
<td>191</td>
<td>MSP_45</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_MDC</td>
<td>193</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>195</td>
<td>SPI_1_CLK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_RXC</td>
<td>197</td>
<td>SPI_1_MISO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_RX_CTL</td>
<td>199</td>
<td>SPI_1_MOSI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_RXD_0</td>
<td>201</td>
<td>SPI_1_CS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_RXD_1</td>
<td>203</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_RXD_2</td>
<td>205</td>
<td>GPIO_1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_RXD_3</td>
<td>207</td>
<td>GPIO_2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>209</td>
<td>GPIO_3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_TX_CTL</td>
<td>211</td>
<td>GPIO_4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_TXC</td>
<td>213</td>
<td>PWR_1V8_MOCI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_TXD_0</td>
<td>215</td>
<td>GPIO_5_CSi</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_TXD_1</td>
<td>217</td>
<td>GPIO_6_CSi</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_TXD_2</td>
<td>219</td>
<td>GPIO_7_CSi</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_2_RGMII_TXD_3</td>
<td>221</td>
<td>GPIO_8_CSi</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>223</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI0_P</td>
<td>225</td>
<td>PCIE_1_CLK_N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI0_N</td>
<td>227</td>
<td>PCIE_1_CLK_P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>229</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI1_N</td>
<td>231</td>
<td>PCIE_1_L0_RX_N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI1_P</td>
<td>233</td>
<td>PCIE_1_L0_RX_P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_LED_1</td>
<td>235</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_LED_2</td>
<td>237</td>
<td>PCIE_1_L0_TX_N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI2_P</td>
<td>239</td>
<td>PCIE_1_L0_TX_P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI2_N</td>
<td>241</td>
<td>GND</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>243</td>
<td>PCIE_1_RESET#</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI3_N</td>
<td>245</td>
<td>CTRL_RECOVERY_MICO#</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH_1_MDI3_P</td>
<td>247</td>
<td>CTRL_PWR_BTN_MICO#</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC_BACKUP</td>
<td>249</td>
<td>CTRL_FORCE_OFF_MOCI#</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>251</td>
<td>CTRL_WAKE1_MICO#</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>253</td>
<td>CTRL_PWR_EN_MOCI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>255</td>
<td>CTRL_SLEEP_MOCI#</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
- SPI
- GPIO
- PCIe
- System Control
<table>
<thead>
<tr>
<th>VCC</th>
<th>257</th>
<th>258</th>
<th>CTRL_RESET_MOCI#</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>259</td>
<td>260</td>
<td>CTRL_RESET_MICO#</td>
</tr>
</tbody>
</table>
DISCLAIMER:

Copyright © Toradex AG. All rights are reserved. The information and content in this document are provided “as-is” with no warranties of any kind and are for informational purposes only. Data and information have been carefully checked and are believed to be accurate; however, no liability or responsibility for any errors, omissions, or inaccuracies is assumed.

Brand and product names are trademarks or registered trademarks of their respective owners.

Specifications are subject to change without notice.