

Apalis iMX8

Datasheet





Revision History

Date	Doc. Rev.	Apalis iMX8 Version	Changes
28-Aug-2018	Rev. 0.9	V1.0	Initial Release
05-Oct-2018	Rev. 0.91	V1.0	Apalis iMX8QP 2GB added Minor changes
16-Oct-2018	Rev. 0.92	V1.0	Section 5.16.1: Correct I2S Slave pins Section 5.16.2: Correct AC'97 pins
07-Dec-2018	Rev. 0.93	V1.0	Section 1.2: Update SoC part number Section 1.2: Remove DSP feature from QP module versions
30-Jan-2019	Rev. 0.94	V1.0	Section 5.5.1: Correct pin numbers in Table 5-12
11-Apr-2019	Rev. 0.95	V1.0	Remove information that requires NDA in order to allow publication before the official release of SoC by NXP. NDA version of the document is still available under request.



Contents

1.	Introdu	uction	5
1.1		are	
1.2		Features	
	1.2.1	CPU	
	1.2.2	Memory	
	1.2.3	Interfaces	
	1.2.4	Graphics Processing Unit	
	1.2.5	HD Video Decode	
	1.2.6	HD Video Encode	
4.0	1.2.7	Supported Operating Systems	
1.3		ce Overview	
1.4	1.4.1	ence DocumentsNXP i.MX 8	
	1.4.1	Ethernet Transceiver	
	1.4.3	Audio Codec	
	1.4.4	USB Hub	
	1.4.5	Wi-Fi and Bluetooth Module	
	1.4.6	Apalis Carrier Board Design Guide	10
	1.4.7	Layout Design Guide	
	1.4.8	Toradex Developer Center	
	1.4.9	Apalis Carrier Board Schematics	
	1.4.10	Toradex Pinout Designer	10
2.	Archite	ecture Overview	11
2.1		Diagram	
_		iMX8 Connectors	
3.		IMX8 Connectorsmbering	
3.1		The state of the s	
3.2	•	nment	
4.		ns	
4.1		on Multiplexing	
4.2		ontrol	
4.3		eset Status	
4.4	SoC F	unctions List	20
5.	Interfa	ce Description	26
5.1		Signals	
	5.1.1	Digital Supply	
	5.1.2	Analogue Supply	26
	5.1.3	Power Management Signals	
5.2	GPIOs		
	5.2.1	Wakeup Source	
5.3		et	
5.4		and Bluetooth	
5.5	USB		
	5.5.1	USB Data Signal	
F 6	5.5.2	USB Control Signals	
5.6	5.6.1	y Parallel RGB LCD interface	
	5.6.2	LVDS	
	5.6.3	HDMI	
	5.6.4	Analogue VGA	
	5.6.5	DisplayPort (DP) and Embedded DisplayPort (eDP)	
	5.6.6	Display Serial Interface (DSI)	
5.7	PCI Ex	rpress	



5.8	SATA	43
5.9		
	5.9.1 Real-Team Clock (RTC) recommendation	45
5.10	0 UART	46
5.11	1 SPI	48
5.12	2 PWM (Pulse Width Modulation)	50
5.13	3 OWR (One Wire)	51
5.14	4 SD/MMC	51
5.15	5 Analogue Audio	53
5.16	,	
	5.16.1 Synchronous Audio Interface used as I ² S	
	5.16.2 Synchronous Audio Interface used as AC'97	
5.17	\	
5.18	() - 3 ,	
5.19		
5.20		The second secon
5.21		
5.22		
5.23		
5.24	- 71	
5.25		
5.26		
5.27	(4.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	
5.28		
6.	Recovery Mode	
7.	Known Issues	
8.	Technical Specifications	66
8.1	Absolute Maximum Ratings	
8.2		
8.3		
8.4		
8.5		
	8.5.1 Sockets for the Apalis Modules	
8.6	· ·	
8.7	Product Compliance	



1. Introduction

1.1 Hardware

The Apalis iMX8 is a computer module based on the i.MX 8 Family of embedded System on Chips (SoC) from NXP®. The i.MX 8 Family consists of the i.MX 8QuadMax, i.MX 8QuadPlus, and i.MX 8DualMax. The top-tier i.MX 8QuadMax (i.MX 8QM) features eight CPU cores. The two core complexes are configured as big/LITTLE. There are two Arm Cortex-A72 CPU (big) which peak up to 1.6GHz and are optimized for high computing performance. The quad-core Arm Cortex-A53 (LITTLE) cluster can run with up to 1.2GHz and are running most of the use cases at a low-power consumption.

Additional to the main CPU complex, all i.MX 8 family members features two Arm Cortex-M4 processors which peak up to 266MHz. These two processors are independent of each other and feature their own dedicated interfaces while they can also access the regular interfaces. This heterogeneous multi-core system allows for running additional real-time operating systems on the M4 cores for time- and security-critical tasks. The i.MX 8 features a System Controller Unit (SCU), which runs on an independent Cortex-M processor. A major task of this controller is resource management with proper access and permission control in order to make sure the different M4 cores and main CPU complex are isolated from each other. This massively increases the safety of the heterogeneous multicore system in comparison with older SoC.

The i.MX 8QM features two powerful GC7000 XSVX Graphic Processing Units (GPU) from Vivante®. Each independent GPU provides 32 Vega shader cores with tessellation, geometry, and compute shaders. The GPUs are able to peak with up to 128 GFLOPS each and support OpenGL® 3.0, OpenGL® ES3.2, and DirectX® 11.

The Apalis iMX8 incorporates DVFS (Dynamic Voltage and Frequency Switching) and Thermal Throttling, which enables the system to continuously adjust operating frequency and voltage in response to changes in workload and temperature to achieve the best performance with the lowest power consumption.

The module targets a wide range of applications, including advanced graphics, imaging, machine vision, audio, voice, video and safety-critical; automotive: infotainment, instrument cluster, head unit, heads-up display (HUD), rear seat entertainment and full digital electronic cockpit (eCockpit); home/building automation; Digital Signage; Industrial Automation, Data Acquisition, Thin Clients, Robotics, and much more.

It offers a wide range of interfaces from simple GPIOs, industry standard I2C, and SPI buses through to high-speed USB 3.0 interfaces, high-speed PCI Express, and SATA. The HDMI and LVDS interfaces make it very easy to connect large, up to 4K resolution displays.

The Apalis iMX8 module is available with on board Dual-Band (2.4/5 GHz) Wi-Fi 802.11a/b/g/n/ac and Bluetooth v5.0 (BR/EDR/BLE) interface. The Wi-Fi module features a MHF4-compatible connector for an external antenna. The module is pre-certified for FCC (US), CE (Europe), and IC (Canada).

The Apalis iMX8 module encapsulates the complexity associated with modern day electronic design, such as high-speed impedance controlled layouts with high component density utilising blind and buried via technology. This allows the customer to create a carrier board that implements the application-specific electronics, which is generally much less complicated. The Apalis iMX8 module takes this one step further and implements an interface pinout which allows direct connection of real world I/O ports without needing to cross traces or traverse layers, referred to as Direct Breakout™. This becomes increasingly important for customers as more interfaces move toward high-speed, serial technologies that use impedance controlled differential pairs, as it allows them to easily route such interfaces to common connectors in a simple, robust fashion.



1.2 Main Features

1.2.1 CPU

	Apalis iMX8QP 2GB	Apalis iMX8QP 2GB WB	Apalis iMX8QM 4GB IT	Apalis iMX8QM 4GB WB IT
i.MX 8 Family SoC	PIMX8QP5AVUFFAx	PIMX8QP5AVUFFAx	PIMX8QM6AVUFFAx	PIMX8QM6AVUFFAx
Arm Cortex-A72 CPU Cores	1	1	2	2
Arm Cortex-A53 CPU Cores	4	4	4	4
Arm Cortex-M4F CPU Cores	2	2	2	2
HiFi4 DSP	-	-	1	1
L1 Instruction Cache (each core)	48 KByte (A72) 32 KByte (A53) 16 KByte (M4)	48 KByte (A72) 32 KByte (A53) 16 KByte (M4)	48 KByte (A72) 32 KByte (A53) 16 KByte (M4) 32 KByte (DSP)	48 KByte (A72) 32 KByte (A53) 16 KByte (M4) 32 KByte (DSP)
L1 Data Cache (each core)	32 KByte (A72) 32 KByte (A53) 16 KByte (M4)	32 KByte (A72) 32 KByte (A53) 16 KByte (M4)	32 KByte (A72) 32 KByte (A53) 16 KByte (M4) 48 KByte (DSP)	32 KByte (A72) 32 KByte (A53) 16 KByte (M4) 48 KByte (DSP)
L2 Cache (shared by cores)	1 MByte (A72) 1 MByte (A53)	1 MByte (A72) 1 MByte (A53)	1 MByte (A72) 1 MByte (A53)	1 MByte (A72) 1 MByte (A53)
Tightly-Coupled Memory	256 KByte (M4)	256 KByte (M4)	256 KByte (M4) 64 KByte (DSP)	256 KByte (M4) 64 KByte (DSP)
On-chip RAM			448 KByte (DSP)	448 KByte (DSP)
NEON MPE	✓	✓	✓	✓
Maximum CPU frequency	1.6 GHz (A72) 1.26 GHz (A53) 266 MHz (M4)	1.6 GHz (A72) 1.26 GHz (A53) 266 MHz (M4)	1.6 GHz (A72) 1.26 GHz (A53) 266 MHz (M4) 640 MHz (DSP)	1.6 GHz (A72) 1.26 GHz (A53) 266 MHz (M4) 640 MHz (DSP)
Arm TrustZone	✓	✓	✓	✓
Advanced High Assurance Boot	1	✓	✓	✓
Cryptographic Acceleration and Assurance Module	✓	✓	✓	✓
Secure Real-Time Clock	✓	✓	✓	✓
Secure JTAG Controller	✓	✓	✓	✓
Secure Non-Volatile Storage	✓	✓	✓	✓

1.2.2 Memory

	Apalis iMX8QP 2GB	Apalis iMX8QP 2GB WB	Apalis iMX8QM 4GB IT	Apalis iMX8QM 4GB WB IT
LPDDR4 RAM Size	2 GByte	2 GByte	4G Byte	4G Byte
LPDDR4 RAM Speed	3200 MT/s	3200 MT/s	3200 MT/s	3200 MT/s
LPDDR4 RAM Memory Width	2x32 bit	2x32 bit	2x32 bit	2x32 bit
eMMC NAND Flash (8bit)* V5.0	16 GByte	16 GByte	16G Byte	16G Byte

*eMMC is based on MLC NAND flash memory. As with all flash memories, the write endurance is limited. Extensive writing to the memory can wear out the memory cell. The wear levelling in the eMMC controller makes sure the cells are getting worn out evenly. More information can be found here https://developer.toradex.com/knowledge-base/flash-memory and here https://en.wikipedia.org/wiki/Flash_memory#Write_endurance.



1.2.3 Interfaces

	Apalis iMX8QP 2GB	Apalis iMX8QP 2GB WB	Apalis iMX8QM 4GB IT	Apalis iMX8QM 4GB WB IT
Wi-Fi IEEE 802.11 ac/a/b/g/n Dual-Band (2.4/5 GHz)	-	1	-	1
Bluetooth 5/BLE	-	1	-	1
LCD RGB	-	-	-	-
LVDS (2x single channel 85 Mpxiel/s or 1x dual channel 165 Mpixel/s)	1	1	1	1
LVDS (1x single channel 85 Mpxiel/s)	1*	1*	1*	1*
HDMI 2.0a (max 4096x2160) eDP 1.4 / DP1.3	1	1	1	1
VGA Analogue Video	-	-	-	-
MIPI DSI	1x 1 Data Lanes*	1x 1 Data Lanes*	1x 1 Data Lanes*	1x 1 Data Lanes*
Resistive Touch Screen	4 Wire	4 Wire	4 Wire	4 Wire
Analogue Audio Headphone out	1 (Stereo)	1 (Stereo)	1 (Stereo)	1 (Stereo)
Analogue Audio Line in	1 (Stereo)	1 (Stereo)	1 (Stereo)	1 (Stereo)
Analogue Audio Mic in	1 (Mono)	1 (Mono)	1 (Mono)	1 (Mono)
Medium Quality Sound (MQS)	1* (Stereo)	1* (Stereo)	1* (Stereo)	1* (Stereo)
SAI (AC97/I ² S)	1+2*	1+2*	1+2*	1+2*
ESAI (AC97/I ² S)	1*	1*	1*	1*
S/PDIF	1 in / 1 out	1 in / 1 out	1 in / 1 out	1 in / 1 out
Parallel Camera Interface	-	-	-	-
MIPI CSI-2	2x 4 Data Lanes*	2x 4 Data Lanes*	2x 4 Data Lanes*	2x 4 Data Lanes*
I ² C	3+4*	3+4*	3+4*	3+4*
SPI	2+2*	2+2*	2+2*	2+2*
UART	4+3*	4+3*	4+3*	4+3*
SD/SDIO/MMC	2	2	2	2
GPIO	8+125*	8+125*	8+125*	8+125*
USB 2.0 OTG (host/device)	1	1	1	1
USB 3.0 host	1	1	1	1
USB 2.0 host	2	2	2	2
PCle (Gen 3.0)	1+1*	1+1*	1+1*	1+1*
Serial ATA III (6Gbit/s)	1	1	1	1
10/100/1000 MBit/s Ethernet	1	1	1	1
RGMII/RMII/MII interface for 2 nd Ethernet PHY on Baseboard	1*	1*	1*	1*
PWM	4+4*	4+4*	4+4*	4+4*
Analogue Inputs	4+4*	4+4*	4+4*	4+4*
CAN	2+1*	2+1*	2+1*	2+1*

^{*}These interfaces are available on pins that are not defined as standard interfaces in the Apalis architecture. The pins are either located in the type-specific area or are alternate functions of other pins. There are restrictions on using different interfaces simultaneously. Please check the available alternate functions to understand any constraints.



1.2.4 Graphics Processing Unit

	Apalis iMX8QP 2GB	Apalis iMX8QP 2GB WB	Apalis iMX8QM 4GB IT	Apalis iMX8QM 4GB WB IT
Vivante GC7000 XSVX GPU Units			2	2
Vivante GC7000Lite XSVX GPU Units	2	2		
Vega Shaders (per unit)	16	16	32	32
OpenGL® ES 3.2			✓	✓
OpenGL® ES 3.1, 3.0	✓	✓	✓	✓
OpenGL 3.0, 2.1	✓	✓	✓	✓
DirectX 11	✓	✓	✓	✓
OpenVG 1.1	✓	✓	✓	1
DirectFB 1.4+	✓	✓	✓	✓
GDI (Direct Draw)	✓	✓	1	✓
Vulkan 1.0 support	✓	✓	✓	✓

1.2.5 HD Video Decode

- √ H.265 HEVC Main Profile 2160p60 Level 5.1
- √ H.254 AVC Constrained Baseline, Main and High profile 1080p60
- √ H.254 MVC
- ✓ WMV9/VC-1 Simple, Main and Advanced Profile
- ✓ MPEG 1 and 2 Main Profile at High Level 1080p60
- ✓ AVS Jizhun Profile (JP)
- ✓ MJPEG4.2 ASP, H263, Sorenson Spark
- ✓ Divx 3.11, with Global Motion Compensation (GMC)
- ✓ ON2/Google VP6/VP8 1080p60
- ✓ RealVideo 8/9/10
- ✓ JPEG and MJPEG A/B Baseline

1.2.6 HD Video Encode

√ Two encoders for H.264 (Baseline, Main, High Profile) 1080p30

1.2.7 Supported Operating Systems

- ✓ Embedded Linux
- ✓ Android available through Toradex partners

1.3 Interface Overview

The table in Figure 1 shows the interfaces that are supported on the Apalis® iMX8 module, and whether an interface is provided on standard or type-specific pins. The LVDS interface is an example of an interface that makes use of standard and type-specific pins; two single channel LVDS' (can be used as one dual channel) are provided as part of the standard interface pinout while an additional single channel LVDS is available as type-specific.

Some interfaces are available as an alternate function of a pin. This function can only be used if the primary function of the pin is not used. Check section 4.4 for a list of all alternate functions of the MXM3 pins. The Toradex Pinout Designer is a powerful tool for configuring the pin muxing of the Apalis iMX8 Module. The tool allows comparing the interfaces of different Apalis modules.



More information to this tool can be found here: http://developer.toradex.com/knowledge-base/pinout-designer

Feature	Total	Standard	Type Specific	Alternate Function
4 Wire Resistive Touch	4	4		
Analogue Inputs	8	4		4
Analogue Audio (Line in/out, Mic in)	1	1		
Medium Quality Sound (MQS)	1			1
CAN	3	2		1
CSI Ports	2		2	
DSI Ports	1		1	
Single Channel LVDS Display	3	2	1	
Dual Channel LVDS Display (shared with single channel)	1	1		
Gigabit Ethernet	1	1		
RGMII/RMII (2 nd Ethernet	1			1
GPIO	133	8	6	119
SAI (I ² S)	3	1		2
ESAI	1			1
HDMI (TDMS)	1	1		
eDP/DP	1			1
I ² C	7	3		4
Parallel Camera				
Parallel LCD				
PCI-Express (lane count)	2	1		1
PWM	8	4		4
SATA	1	1		
SD/SDIO/MMC	2	2		
S/PDIF In	1	1		
S/PDIF Out	1	1		
SPI	4	2		2
UART	7	4		3
USB 2.0 host/device	1	1		
USB 3.0 host	1	1		
USB 2.0 host	2	2		
VGA				

Figure 1: Apalis® iMX8 Module Interfaces

1.4 Reference Documents

1.4.1 NXP i.MX 8

You will find the details about i.MX 8 SoC in the Datasheet and Reference Manual provided by NXP.

https://www.nxp.com/products/processors-and-microcontrollers/applications-processors/i.mx-applications-processors/i.mx-8-family-arm-cortex-a53-cortex-a72-virtualization-vision-3d-graphics-4k-video:i.MX8



1.4.2 Ethernet Transceiver

Apalis iMX8 uses the Micrel KSZ9031RNX Gigabit Ethernet Transceiver (PHY). https://www.microchip.com/wwwproducts/en/KSZ9031

1.4.3 Audio Codec

Apalis iMX8 uses the NXP SGTL5000 Audio Codec.

http://www.nxp.com/products/interface-and-connectivity/interface-and-system-management/switch-monitoring-ics/ultra-low-power-audio-codec:SGTL5000

1.4.4 USB Hub

The Apalis iMX8 features an HSIC USB Hub. https://www.microchip.com/wwwproducts/en/USB3503

1.4.5 Wi-Fi and Bluetooth Module

Some of the Apalis iMX8 use the Azurewave AW-CM276NF wireless module. The AW-CM276NF datasheet is available under NDA from Toradex. Please contact your local sales team for more information.

1.4.6 Apalis Carrier Board Design Guide

This document provides additional information about the Apalis form factor. A custom carrier board should follow the Apalis Carrier Board Design Guide in order to make the board compatible within the Apalis module family. Please study this document in detail prior to starting your carrier board design.

http://docs.toradex.com/101123-apalis-arm-carrier-board-design-guide.pdf

1.4.7 Layout Design Guide

This document contains information about high-speed layout design and additional information that helps to get the carrier board layout the first time right. http://docs.toradex.com/102492-layout-design-guide.pdf

1.4.8 Toradex Developer Center

You can find a lot of additional information in the Toradex Developer Center, which is updated with the latest product support information on a regular basis.

Please note that the Developer Center is common for all Toradex products. You should always check to ensure if the information provided is valid or relevant for the Apalis iMX8. http://www.developer.toradex.com

1.4.9 Apalis Carrier Board Schematics

We provide the completed schematics plus the Altium project file, which includes library symbols and IPC-7351 compliant footprints for the Apalis Evaluation Board as well as other carrier boards free of charge. This is of great help when designing your own carrier board. http://developer.toradex.com/hardware-resources/arm-family/carrier-board-design

1.4.10 Toradex Pinout Designer

The Toradex Pinout Designer is a powerful tool for configuring the pin muxing of the Apalis and Colibri Modules. The tool allows comparing the interfaces of different modules. http://developer.toradex.com/knowledge-base/pinout-designer



2. Architecture Overview

2.1 Block Diagram




Figure 2 Apalis iMX8 Block Diagram



3. Apalis iMX8 Connectors

3.1 Pin Numbering

The diagrams in Figure 3 and Figure 4 show the pin numbering schema on both sides of the module. The schema deviates from the unrelated MXM3 standard pin numbering schema. Pins on the top side of the module have even numbers and pins on the bottom side have odd numbers.

The pin number increases linearly as a multiple of the pitch – that is, pins which are not assembled in the connector (between pins 18 and 23) are also accounted for in the numbering (pins 19 through 22 do not exist). Similarly, pins which do not exist due to the connector notch are also accounted for (pins 166 through 172).




Figure 3: Pin numbering schema on the top side of the module




Figure 4: Pin numbering schema on the bottom side of the module

3.2 Assignment

The following table describes the MXM3 connector pin out. Some pins are shaded dark grey as type-specific interfaces. These pins might not be compatible with other modules in the Apalis family. Please be aware that you might lose compatibility with other Apalis modules on your carrier board if you make use of these interfaces. It should be noted that type-specific interfaces will be kept common across modules that share such interfaces wherever possible. For example, if both module A and module B have three additional PCI-Express lanes which are available in the same configurations as a type-specific interface, then they shall be assigned to the same pins in the type-



specific area of the connector. Hence, both module A and module B shall share compatibility between these parts of the type-specific interface.

- X1: Pin number on the MXM3 module edge connector (X1).

- Apalis Signal Name: The name of the signal according to the Apalis form factor

definition. This name corresponds to the default usage of the pin. Some of the pins also have alternate function, but in order to be compatible with other Apalis modules, only the default function should be used and the carrier board should be implemented

according to the Apalis Carrier Board Design Guide.

- iMX8 Ball Name: The name of the pin of the i.MX 8 SoC.

Table 3-1 X1 Connector

rabi	ie 3-1 X i Con	nector					
X1	Apalis Signal Name	i.MX 8 Ball Name	Notes	X1	Apalis Signal Name	i.MX 8 Ball Name	Notes
1	GPIO1			2	PWM1		
3	GPIO2			4	PWM2		
5	GPIO3			6	PWM3		
7	GPIO4			8	PWM4		
9	GND			10	vcc		
11	GPIO5			12	CAN1_RX		
13	GPIO6			14	CAN1_TX		
15	GPIO7			16	CAN2_RX		
17	GPIO8			18	CAN2_TX		
23	GND			24	POWER_ENABLE_ MOCI		PWR Management
25	SATA1_RX+			26	RESET_MOCI#		PWR Management
27	SATA1_RX-			28	RESET_MICO#		PWR Management
29	GND			30	VCC		
31	SATA1_TX-			32	ETH1_MDI2+		KSZ9031 Pin 7
33	SATA1_TX+			34	ETH1_MDI2-		KSZ9031 Pin 8
35	SATA1_ACT#			36	VCC		
37	WAKE1_MICO			38	ETH1_MDI3+		KSZ9031 Pin 10
39	GND			40	ETH1_MDI3-		KSZ9031 Pin 11
41	PCIE1_RX-			42	ETH1_ACT		KSZ9031 Pir (buffered)
43	PCIE1_RX+			44	ETH1_LINK		KSZ9031 Pir (buffered)
45	GND			46	ETH1_CTREF		NC
47	PCIE1_TX-			48	ETH1_MDI0-		KSZ9031 Pin 3
49	PCIE1_TX+			50	ETH1_MDI0+		KSZ9031 Pin 2
51	GND			52	VCC		
53	PCIE1_CLK-		PCIe reference clock source	54	ETH1_MDI1-		KSZ9031 Pin6



X1	Apalis Signal Name	i.MX 8 Ball Name	Notes
55	PCIE1_CLK+		PCIe reference clock source
57	GND		
59	TS_DIFF1-		
61	TS_DIFF1+		
63	TS_1		Shared with recovery circuit
65	TS_DIFF2-		
67	TS_DIFF2+		
69	GND		
71	TS_DIFF3-		
73	TS_DIFF3+		
75	GND		
77	TS_DIFF4-		
79	TS_DIFF4+		
81	GND		
83	TS_DIFF5-		
85	TS_DIFF5+		
87	TS_2		
89	TS_DIFF6-		
91	TS_DIFF6+		
93	GND		
95	TS_DIFF7-		
97	TS_DIFF7+		
99	TS_3		
101	TS_DIFF8-		
103	TS_DIFF8+		
105	GND		
107	TS_DIFF9-		
109	TS_DIFF9+		
111	GND		
113	TS_DIFF10-		
115	TS_DIFF10+		
117	GND		
119	TS_DIFF11-		
121	TS_DIFF11+		
123	TS_4		
125	TS_DIFF12-		

X1		.MX 8 Ball Name	Notes
56	ETH1_MDI1+		KSZ9031 Pin5
58	VCC		
60	USBO1_VBUS		
62	USBO1_SSRX+		Pins not connected on
64	USBO1_SSRX-		modules with Wi-Fi
66	VCC		
68	USBO1_SSTX+		Pins not connected on
70	USBO1_SSTX-		modules with Wi-Fi
72	USBO1_ID		
74	USBO1_D+		
76	USBO1_D-		
78	VCC		
80	USBH2_D+		USB3503A (C2) USBDN2_DP
82	USBH2_D-		USB3503A (D2) USBDN2_DM
84	USBH_EN		_
86	USBH3_D+		USB3503A (C1) USBDN3_DP
88	USBH3_D-		USB3503A (D1) USBDN3_DM
90	vcc		
92	USBH4_SSRX-		
94	USBH4_SSRX+		
96	USBH_OC#		
98	USBH4_D+		
100	USBH4_D-		
102	VCC		
104	USBH4_SSTX-		
106	USBH4_SSTX+		
108	VCC		
110	UART1_DTR		
112	UART1_TXD		
114	UART1_RTS		
116	UART1_CTS		
118	UART1_RXD		
120	UART1_DSR		
122	UART1_RI		
124	UART1_DCD		
126	UART2_TXD		



X1	Apalis Signal Name	i.MX 8 Ball Name	Notes
127	TS_DIFF12+		
129	GND		
131	TS_DIFF13-		
133	TS_DIFF13+		
135	TS_5		
137	TS_DIFF14-		
139	TS_DIFF14+		
141	GND		
143	TS_DIFF15-		
145	TS_DIFF15+		
147	GND		
149	TS_DIFF16-		
151	TS_DIFF16+		
153	GND		
155	TS_DIFF17-		
157	TS_DIFF17+		
159	TS_6		Shares voltage rail with MMC1
161	TS_DIFF18-		
163	TS_DIFF18+		
165	GND		

X1	Apalis Signal Name	i.MX 8 Ball Name	Notes
128	UART2_RTS		
130	UART2_CTS		
132	UART2_RXD		
134	UART3_TXD		
136	UART3_RXD		
138	UART4_TXD		
140	UART4_RXD		
142	GND		
144	MMC1_D2		
146	MMC1_D3		
148	MMC1_D4		
150	MMC1_CMD		
152	MMC1_D5		
154	MMC1_CLK		
156	MMC1_D6		
158	MMC1_D7		
160	MMC1_D0		
162	MMC1_D1		
164	MMC1_CD#		

173	CAM1_D7
175	CAM1_D6
177	CAM1_D5
179	CAM1_D4
181	CAM1_D3
183	CAM1_D2
185	CAM1_D1
187	CAM1_D0
189	GND
191	CAM1_PCLK
193	CAM1_MCLK
195	CAM1_VSYNC
197	CAM1_HSYNC

174	VCC_BACKUP
176	SD1_D2
178	SD1_D3
180	SD1_CMD
182	GND
184	SD1_CLK
186	SD1_D0
188	SD1_D1
190	SD1_CD#
192	GND
194	DAP1_MCLK
196	DAP1_D_OUT
198	DAP1_RESET#



X1	Apalis Signal Name	i.MX 8 Ball Name	Notes	X1	Apalis Signal Name	i.MX 8 Ball Name	Notes
199	GND			200	DAP1_BIT_CLK		
201	I2C3_SDA (CAM)			202	DAP1_D_IN		
203	I2C3_SCL (CAM)			204	DAP1_SYNC		
205	I2C2_SDA (DDC)			206	GND		
207	I2C2_SCL (DDC)			208	VGA1_R		NC
209	I2C1_SDA			210	VGA1_G		NC
211	I2C1_SCL			212	VGA1_B		NC
213	GND			214	VGA1_HSYNC		NC
215	SPDIF1_OUT			216	VGA1_VSYNC		NC
217	SPDIF1_IN			218	GND		
219	GND			220	HDMI1_CEC		
221	SPI1_CLK			222	HDMI1_TXD2+		
223	SPI1_MISO			224	HDMI1_TXD2-		
225	SPI1_MOSI			226	GND		
227	SPI1_CS			228	HDMI1_TXD1+		
229	SPI2_MISO			230	HDMI1_TXD1-		
231	SPI2_MOSI			232	HDMI1_HPD		
233	SPI2_CS			234	HDMI1_TXD0+		
235	SPI2_CLK			236	HDMI1_TXD0-		
237	GND			238	GND		
239	BKL1_PWM			240	HDMI1_TXC+		
241	GND			242	HDMI1_TXC-		
243	LCD1_PCLK			244	GND		
245	LCD1_VSYNC			246	LVDS1_A_CLK-		
247	LCD1_HSYNC			248	LVDS1_A_CLK+		
249	LCD1_DE			250	GND		
251	LCD1_R0			252	LVDS1_A_TX0-		
253	LCD1_R1			254	LVDS1_A_TX0+		
255	LCD1_R2			256	GND		
257	LCD1_R3			258	LVDS1_A_TX1-		
259	LCD1_R4			260	LVDS1_A_TX1+		
261	LCD1_R5			262	USBO1_OC#		
263	LCD1_R6			264	LVDS1_A_TX2-		
265	LCD1_R7			266	LVDS1_A_TX2+		
267	GND			268	GND		
269	LCD1_G0			270	LVDS1_A_TX3-		



271 LCD1_G1 273 LCD1_G2 275 LCD1_G3 277 LCD1_G4 279 LCD1_G5 281 LCD1_G6 283 LCD1_G7 285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 1.8V max 307 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 311 AGND 315 AN1_TSPY 1.8V max 319 AN1_TSPY 1.8V max 7 Touch Circuit 1.8V max 1.8V max 7 Touch Circuit	X1	Apalis Signal Name	i.MX 8 Ball Name	Notes
275 LCD1_G3 277 LCD1_G4 279 LCD1_G5 281 LCD1_G6 283 LCD1_G7 285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 1.8V max 307 AN1_ADC1 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max 317 AN1_TSMX 1.8V max 310 AN1_TSDX 1.8V max 311 AN1_TSMX 1.8V max 311 AN1_TSMX 1.8V max 312 AN1_TSMX 1.8V max 313 AGND 314 AN1_TSMX 1.8V max 315 AN1_TSMX 1.8V max 316 AN1_TSMX 1.8V max 317 AN1_TSMX 1.8V max 318 AGND	271	LCD1_G1		
277 LCD1_G4 279 LCD1_G5 281 LCD1_G6 283 LCD1_G7 285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 316 AN1_TSPX 317 AN1_TSMX 318V max 318V max 317 AN1_TSMX 318V max 318V max 319 AN1_TSPX 310 AN1_TSPX 311 AN1_TSMX 311 AN1_TSMX 312 AN1_TSMX 313 AGND 314 AN1_TSMX 315 AN1_TSMX 316 AN1_TSMX 317 AN1_TSMX 318V max, Touch Circuit	273	LCD1_G2		
279 LCD1_G5 281 LCD1_G6 283 LCD1_G7 285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 314 AGND 315 AN1_TSPX 316 AN1_TSPX 317 AN1_TSMX 318 Max, Touch Circuit 319 AN1_TSPX 310 AN1_TSPX 310 AN1_TSPX 310 AN1_TSPX 311 AV max, Touch Circuit 310 AN1_TSPX 311 AV max, Touch Circuit 311 AV max, Touch Circuit 312 AN1_TSPX 313 AGND	275	LCD1_G3		
281 LCD1_G6 283 LCD1_G7 285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 1.8V max 307 AN1_ADC1 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit 318V max, Touch Circuit 319 AN1_TSPX 1.8V max, Touch Circuit 310 AN1_TSPX 1.8V max, Touch Circuit	277	LCD1_G4		
283 LCD1_G7 285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max	279	LCD1_G5		
285 GND 287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 1.8V max 307 AN1_ADC1 1.8V max 309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit 319 AN1_TSPX 1.8V max, Touch Circuit	281	LCD1_G6		
287 LCD1_B0 289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 314 AN1_TSPX 317 AN1_TSMX 1.8V max 1.8V max Touch Circuit 1.8V max, Touch Circuit	283	LCD1_G7		
289 LCD1_B1 291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 305 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max	285	GND		
291 LCD1_B2 293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 318V max 317 AN1_TSPX 318V max 318V max 319 AN1_TSPX 310 AN1_TSPX 310 AN1_TSPX 311 AN1_TSPX 311 AN1_TSMX 312 AN1_TSPX 313 AGND 315 AN1_TSPX 316 AN1_TSPX 317 AN1_TSMX 318V max, Touch Circuit 319 AN1_TSPX	287	LCD1_B0		
293 LCD1_B3 295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 1.8V max 307 AN1_ADC1 1.8V max 309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max 317 AN1_TSPX 7.0uch Circuit 319 AN1_TSPX 1.8V max, Touch Circuit 319 AN1_TSPX 1.8V max, Touch Circuit 319 AN1_TSPX 1.8V max, Touch Circuit	289	LCD1_B1		
295 LCD1_B4 297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 314 AN1_TSPX 315 AN1_TSPX 317 AN1_TSMX 318 AN1_TSMX 318 AN1_TSPX 318 AN1_TSPX 318 AN1_TSPX 319 AN1_TSPX 319 AN1_TSPX 319 AN1_TSPX 310 AN1_TSPX 310 AN1_TSPX 311 AN1_TSPX 312 AN1_TSPX 313 AN1_TSPX 314 AN1_TSPX 315 AN1_TSPX 316 AN1_TSPX 317 AN1_TSPX 318 AN1_TSPX	291	LCD1_B2		
297 LCD1_B5 299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0	293	LCD1_B3		
299 LCD1_B6 301 LCD1_B7 303 AGND 305 AN1_ADC0 1.8V max 309 AN1_ADC1 1.8V max 309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit 310 AN1_TSMX 1.8V max, Touch Circuit 1.8V max, Touch Circuit 1.8V max, Touch Circuit 1.8V max, Touch Circuit	295	LCD1_B4		
301 LCD1_B7 303 AGND 305 AN1_ADC0 307 AN1_ADC1 309 AN1_ADC2 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 316 AN1_TSPX 317 AN1_TSMX 318 AN1_TSMX 318 AN1_TSMX 318 AN1_TSMX 319 AN1_TSMX 319 AN1_TSMX 310 AN1_TSMX 310 AN1_TSMX 311 AN1_TSMX 312 AN1_TSMX 313 AN1_TSMX 314 AN1_TSMX 315 AN1_TSMX 316 AN1_TSMX 317 AN1_TSMX 318 AN1_TSMX	297	LCD1_B5		
303 AGND 305 AN1_ADC0 1.8V max 307 AN1_ADC1 1.8V max 309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit	299	LCD1_B6		
305 AN1_ADC0 1.8V max 307 AN1_ADC1 1.8V max 309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit	301	LCD1_B7		
307 AN1_ADC1 1.8V max 309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A DC3 1.8V max 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit 319 AN1_TSDV 1.8V max,	303	AGND		
309 AN1_ADC2 1.8V max 311 AN1_TSWIP_A	305	AN1_ADC0		1.8V max
311 AN1_TSWIP_A	307	AN1_ADC1		1.8V max
311 DC3 313 AGND 315 AN1_TSPX 1.8V max, Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit 319 AN1_TSDV 1.8V max,	309	AN1_ADC2		1.8V max
315 AN1_TSPX 1.8V max, Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit 210 AN1_TSPY 1.8V max,	311			1.8V max
317 AN1_TSMX Touch Circuit 317 AN1_TSMX 1.8V max, Touch Circuit 310 AN1_TSDV 1.8V max,	313	AGND		
Touch Circuit 210 AN1 TSDV 1.8V max,	315	AN1_TSPX		
	317	AN1_TSMX		
	319	AN1_TSPY		
321 AN1_TSMY 1.8V max, Touch Circuit	321	AN1_TSMY		

X	1	Apalis Signal Name	i.MX 8 Ball Name	Notes
27	72	LVDS1_A_TX3+		
27	74	USBO1_EN		
27	76	LVDS1_B_CLK-		
27	78	LVDS1_B_CLK+		
28	80	GND		
28	82	LVDS1_B_TX0-		
28	84	LVDS1_B_TX0+		
28	86	BKL1_ON		
28	88	LVDS1_B_TX1-		
29	90	LVDS1_B_TX1+		
29	92	GND		7
29	94	LVDS1_B_TX2-		
29	96	LVDS1_B_TX2+		
29	98	GND		
30	00	LVDS1_B_TX3-		
30	02	LVDS1_B_TX3+		
30	04	AGND		
30	06	AAP1_MICIN		SGTL5000 Pin 10
30	08	AGND		
3′	10	AAP1_LIN_L		SGTL5000 Pin 9
3	12	AAP1_LIN_R		SGTL5000 Pin 8
3	14	AVCC		
3	16	AAP1_HP_L		SGTL5000 Pin 4
3	18	AAP1_HP_R		SGTL5000 Pin 1
32	20	AVCC		



4. I/O Pins

4.1 Function Multiplexing

The NXP i.MX 8 SoC (low-speed) I/O pins can be configured for any of the (and up to) four alternate functions. Most of the pins can also be used as GPIOs (General Purpose I/O, sometimes also referred to as Digital I/O). As an example: The i.MX 8 signal pin on the MXM3 finger pin 118 has the primary function UART1.RX (Apalis standard function UART1_RXD). Besides this UART function, the pin can also be configured as SPI3.SDO (SPI data output) and GPIO0.IO25 (GPIO)

The default setting for this pin is the primary function UART1.RX. It is strongly recommended to, whenever possible, use a pin for a function which is compatible with all Apalis modules. This guarantees the best compatibility with the standard software and with the other modules in the Apalis family.

Some of the alternate functions are available on more than one pin. Care should be taken to ensure that two pins are not configured with the same function. This could lead to system instability and undefined behaviour.

In the table listed in chapter 0, you will find a list of all pins which have alternate functions. There you can find which alternate functions are available for each individual pin.

Special care has to be taken with the MXM3 pin 63 (TS_1). This pin is connected to the MLB_CLK ball of the SoC. Additionally, the pin is also connected to a recovery circuit. In order to boot the module correctly, make sure the MXM3 pin 63 is not driven high during the power up cycle. If the module edge pin 63 is driven high, the recovery glue logic will drive the SCU_BOOT_MODE2 ball of the SoC high in order to enter the serial loader mode. More details to the recovery mode can be found in section 6 of this document.




Figure 5: Recovery Mode Glue Logic



4.2 Pin Control

The alternate function of each pin can be changed independently. On previous i.MX based SoCs (e.g. i.MX 6 or i.MX 7), the multiplexing and pad control have been changed by directly writing to the IOMUX registers. On the i.MX 8 based SoC, this is no longer possible. The IOMUX registers can only be controlled by the System Controller Unit (SCU). This allows the SCU to do proper resource management of the peripherals. The SCU makes sure only the cores which have permission to the according domain are allowed to make changes in the pin configuration.

In order to change the multiplexing and configuration of the SoC pins, a System Controller API is provided. Please see the System Controller API Reference Guide from NXP for more information. With help of this API, the following settings can be set individually for every pin:

- Selecting the alternate function for this pin
- Configuring as input, open drain, open drain input, or regular push-pull output
- Low power behaviour such as latching
- Wakeup masking
- Wakeup control which includes falling and rising edge as well as high and low level
- Pull up and down resistor enabling
- Drive strength control
- Locking mechanism for muxing and pad control

4.3 Pin Reset Status

After a reset, the i.MX 8 pins can be in different modes. Most of them are pulled low. A few are driven low or high, tri-stated, or pulled up. Please check the table in chapter 0 for a list of reset states for each of the pins. As soon as the bootloader is running, it is possible to reconfigure the pins and their states.

Please be aware, the pin reset status is only guaranteed during the release of the reset signal. During the power up sequence, the states of the pins might be undefined until the IO bank voltage is enabled on the module.

Reset Status Description

Hi-Z: Tristate (Input)
PD: Pull-Down (Input)
PU: Pull-Up (Input)
Drive-0: Drive Low (Output)
Drive-1: Drive High (Output)



4.4 SoC Functions List

Below is a list of all the i.MX 8 pins that are available on the MXM3 connector. It shows the alternate functions that are available for each pin. The GPIO functionality is always defined as the ALT3 function. The alternate functions used to provide the primary interfaces to ensure best compatibility with other Apalis modules are highlighted.

Function Short Forms

ACM: Audio Clock Mux

ADC: Analog Digital Convert input
CEC: Consumer Electronic Control
CSI: Camera Sensor Interface
ENET: Ethernet MAC interface

ESAI: Enhanced Serial Audio Interface

FLEXCAN: Flexible Controller Area Network (Flexible CAN)

GPIO: General Purpose Input Output

GPT: General Purpose Timer

HDMI: High-Definition Multimedia Interface

HPD: Hot Plug Detect High Speed I/O

I2C: Inter Integrated Circuit

KPP: Keypad Port LSIO: Low Speed I/O

LVDS: Low Voltage Differential Signalling (also known as FPD-Link or FlatLink)

M40: Cortex M4 Processor complex 0 (dedicated interface for first M4 processor)

M41: Cortex M4 Processor complex 1 (dedicated interface for second M4 processor)

MLB: Media Local Bus (MediaLB)
MQS: Medium Quality Sound
NAND: Interface for NAND Flash

PCIE: PCI Express

PWM: Pulse Width Modulation output QSPI: Quad Serial Peripheral Interface

SAI: Serial Interface for Audio (I2S and AC97)

SIM: Subscriber Identification Module
SPI: Serial Peripheral Interface Bus

UART: Universal Asynchronous Receiver/Transmitter

USB: Universal Serial Bus

USDHC: Ultra-Secured Digital Host Controller (interface for SD and MMC cards)

VPU: Video Processing Unit



	.MX 8 Ball Name	Ball	ALT0	ALT1	ALT2	ALT3	Туре	Default Mode	Reset State	Power Block	
1											
3											
5 7 11											
11											
13											
15											
17											
25											
27											
31											
35											
37											
13 15 17 25 27 31 33 35 37 41 43 47 49 59 61											
43											
47											
49											
59											
61											
63 65 67											
67											
71											
73											
77											
79											
83											
87											
89											
71 73 77 79 83 85 87 89 91 95 97 99 101 103 107 109											
95											
97											
99											
101											
103											
109											
113											
115											
113 115 119 121											
121											
123 125 127											
125											
131											
133											
133											



X1 Pin	i.MX 8 Ball Name	Ball	ALT0	ALT1	ALT2	ALT3	Туре	Default Mode	Reset State	Power Block	
135 137 139											
139											
143 145											
145											
149											
151											
155 157											
157											
159											
161											
163 173											
175											
177											
179											
181											
175 177 179 181 183											
185											
187											
191											
193											
195											
197											
201											
203											
201 203 205 207											
207											
211											
215											
215 217											
221											
221 223 225											
225											
227											
229											
231 233											
233											
235											
239											
235 239 243 245											
245											
247											
251											
253											
255											
255											



X1 i. Pin B	MX 8 Sall Name	Ball	ALT0	ALT1	ALT2	ALT3	Туре	Default Mode	Reset State	Power Block
257 259 261										
261										
263										
263 265										
269										
271										
273 275										
275										
277 279										
279										
281										
283 287										
289										
209										
293										
295										
291 293 295 297										
299 301										
301										
305 307										
307										
309										
311										
315 317										
317										
321										
2										
2 4 6										
6										
8										
8 12										
14										
16										
18										
60 62										
62										
64										
70										
64 68 70 72										
74										
76				·						
76 84										
92 94										
94										





X1 Pin	i.MX 8 Ball Name	Ball	ALT0	ALT1	ALT2	ALT3	Туре	Default Mode	Reset State	Power Block
230										
228 230 232										
234										
234 236										
240 242										
242										
246 248										
248										
252										
254										
258										
260										
262										
266										
270										
272										
274										
276										
252 254 258 260 262 264 266 270 272 274 276 278										
282 284 286 288										
284										
286										
288										
290 294 296 300 302										
294										
296										
300										
302										

Before the official release of the i.MX 8 SoC by NXP, this table is only available under NDA.



5. Interface Description

5.1 Power Signals

5.1.1 Digital Supply

Table 5-1 Digital Supply Pins

X1 Pin #	Apalis Signal Name	I/O	Description	Remarks
10, 30, 36, 52, 58, 66, 78, 90, 102, 108	VCC	ı	3.3V main power supply	Use decoupling capacitors on all pins.
9, 23, 29, 39, 45, 51, 57, 69, 75, 81, 93, 105, 111, 117, 129, 141, 147, 153, 165, 189, 199, 213, 219, 237, 241, 267, 285, 142, 182, 192, 206, 218, 226, 238, 244, 250, 256, 268, 280, 292, 298	GND	I	Digital Ground	
174	VCC_BACKUP	I/O	RTC Power supply can be connected to a backup battery.	Can be left unconnected if the internal RTC is not used.

5.1.2 Analogue Supply

Table 5-2 Analogue Supply Pins

X1 Pin #	Apalis Signal Name	I/O	Description	Remarks
314, 320	AVCC	I	3.3V Analogue supply	Connect this pin to a 3.3V supply. For better audio accuracy we recommend filtering this supply separately from the digital supply. This pin is only connected to the Audio Codec. If audio is not used, connect these pins to the VCC 3.3V input supply.
303, 313, 304, 308	AGND	ı	Analogue Ground	Connect this pin to GND. For better audio accuracy we recommend filtering this supply separate from the digital supply. Internally this pin is connected with Digital GND on the Apalis iMX8.

5.1.3 Power Management Signals

Table 5-3 Power Management Pins

X1 Pin #	Apalis Signal Name	I/O	Description	Remarks
28	RESET_MICO#	I	Reset Input	This pin is low active and resets the Apalis module. This pin is connected to the power manger IC. There is a 100k pull-up resistor on the module.
26	RESET_MOCI#	0	Reset Output	This pin is active low. This pin is driven low at boot up. This is an open drain signal with a 10k pull-up resistor on the module.
24	POWER_ENABLE_MOCI	0	Signal for the carrier board to enable the peripheral voltage rails	More information about the required power management on the carrier board can be found in the Apalis Carrier Board Design Guide



The RESET_MOCI# reset output for the peripherals on the carrier board is generated from the general module reset signal. This reset signal is provided by the power manager IC (RESETBMCU output) and is used for resetting the i.MX 8 SoC as well as other on module peripherals. In order to meet the reset timing requirements of PCI Express, the external reset output RESET_MOCI# needs to be delayed. Figure 6 shows the circuit that is used for delaying the RESET_MOCI# signal. The transistor holds down the external reset signal until the bootloader is releasing the signal by driving the LSIO.GPIO0.IO30 (ball SCU GPIO0 02) low.




Figure 6 RESET MOCI# circuit

5.2 GPIOs

The Apalis form factor features 8 dedicated general purpose input output (GPIO) pins. Besides these 8 GPIOs, several pins can be used as GPIO if their primary function is not in use. For compatibility reasons, it is recommended to use the 8 dedicated GPIOs first.

Table 5-4	Dedicated	GPIO	signals
-----------	-----------	-------------	---------

X1 Pin#	Apalis Standard Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
1	GPIO1			I/O	
3	GPIO2			I/O	
5	GPIO3			I/O	
7	GPIO4			I/O	
11	GPIO5			I/O	
13	GPIO6			I/O	
15	GPIO7			I/O	
17	GPIO8			I/O	

5.2.1 Wakeup Source

In principle, all GPIOs can be used to wake up the Apalis module from a suspend state. In the Apalis module standard, pin 37 is the default wakeup source. Only this pin is guaranteed to be wakeup-compatible with other Apalis modules. Please use only this pin to wake up the module if the carrier board needs to be compatible with other Apalis modules. The wake signal of the Ethernet PHY is connected to GPIO1.IO05.

Table 5-5 Apalis Wakeup Source

	Apalis Standard Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
37	WAKE1_MICO			I/O	Standard external wake signal
				I/O	Internal Ethernet PHY wake signal



5.3 Ethernet

The Apalis Module features a 10/100/1000 Mbit Ethernet interface. The MAC is integrated in the i.MX 8 SoC and connected to a separate PHY located on the module, therefore only the magnetics are required on the carrier board. The Micrel KSZ9031 Gigabit Ethernet Transceiver chip is connected via RGMII to the NXP i.MX 8.

The Gigabit Ethernet MAC in the SoC integrates an accurate IEEE 1588 compliant timer for clock synchronization for distributed control nodes used in industrial automation applications. The Ethernet interface supports Audio Video Bridging (AVB) and Time-Sensitive Networking (TSN).

Table 5-6 Ethernet Pins

X1 Pin#	Apalis Signal Name	KSZ9031 Signal Name	I/O	Description	Remarks
50	ETH1_MDI0+	TXRXP_A	I/O	Media Dependent Interface	100BASE-TX: Transmit +
48	ETH1_MDI0-	TXRXM_A	I/O	Media Dependent Interface	100BASE-TX: Transmit -
56	ETH1_MDI1+	TXRXP_B	I/O	Media Dependent Interface	100BASE-TX: Receive +
54	ETH1_MDI1-	TXRXM_B	I/O	Media Dependent Interface	100BASE-TX: Receive -
32	ETH1_MDI2+	TXRXP_C	I/O	Media Dependent Interface	100BASE-TX: Unused
34	ETH1_MDI2-	TXRXM_C	I/O	Media Dependent Interface	100BASE-TX: Unused
38	ETH1_MDI3+	TXRXP_D	I/O	Media Dependent Interface	100BASE-TX: Unused
40	ETH1_MDI3-	TXRXM_D	I/O	Media Dependent Interface	100BASE-TX: Unused
46	ETH+_CTREF	NC	0	Center tap supply	KSZ9031 does not need center tap supply
42	ETH1_ACT	LED1	0	LED indication output	Toggles during RX/TX activity
44	ETH1_LINK	LED2	0	LED indication output	Is low if a link (any speed) is established

The Micrel KSZ9031 does not require a center tap supply on the magnetics. Nevertheless, follow the Apalis Carrier Board Design Guide and connect the center tap of the magnetics to pin 46 of the Apalis module. This guarantees the full compatibility with other Apalis modules which require a center tap supply.

If only fast Ethernet is required, 10/100Mbit magnetics with only 2 lanes are sufficient. In this case, MDI2 and MDI3 can be left unconnected. Please follow the carrier board design guide.

The Apalis iMX8 features a second Ethernet port. If this port is required, an additional PHY needs to be implemented on the carrier board. The second MAC in the SoC is able to provide two different interface standards for the connection with the PHY:

- RGMII: Reduced Gigabit Media Independent Interface. This interface allows connecting a Gigabit Ethernet PHY such as a secondary KSZ9031.
- RMII: Reduced Media Independent Interface. This is the preferred mode for interfacing a 10/100 Mbit/s Ethernet PHY such as the KSZ8041.

The secondary RGMII/RMII Ethernet interface is not part of the Apalis standard. Therefore, the signals are not compatible with other Apalis modules. Most of the signals are located on the module edge connector pins which were originally reserved as parallel RGB LCD interface.



Table 5-7 RGMII signals (incompatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
265	LCD1_R7			1	RGMII_RX_CTL
130	UART2_CTS			ı	RGMII_RXC
249	LCD1_DE			I	RGMII_RXD0
247	LCD1_HSYNC			ı	RGMII_RXD1
245	LCD1_VSYNC			1	RGMII_RXD2
243	LCD1_PCLK			I	RGMII_RXD3
263	LCD1_R6			0	RGMII_TX_CTL
261	LCD1_R5			0	RGMII_TXC
259	LCD1_R4			0	RGMII_TXD0
257	LCD1_R3			0	RGMII_TXD1
255	LCD1_R2			0	RGMII_TXD2
128	UART2_RTS			0	RGMII_TXD3
253	LCD1_R1			0	RMII_MDC
251	LCD1_R0			I/O	RMII_MDIO
269	LCD1_G0			I	Optional 125MHz reference clock input
269	LCD1_G0			0	IEEE1588 pulse per second output

Table 5-8 RMII signals (incompatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
249	LCD1_DE			ı	RMII_RXD0
247	LCD1_HSYNC			I	RMII_RXD1
245	LCD1_VSYNC			I	RMII_RXER
259	LCD1_R4			0	RMII_TXD0
257	LCD1_R3			0	RMII_TXD1
263	LCD1_R6			0	RMII_TXEN
265	LCD1_R7			ı	RMII_CRS_DV
253	LCD1_R1			0	RMII_MDC
251	LCD1_R0			I/O	RMII_MDIO
261	LCD1_R5	,		0	50MHz Reference clock that is provided from the MAC to the PHY
261	LCD1_R5			I	50MHz Reference clock that is provided from the PHY to the MAC
269	LCD1_G0			0	IEEE1588 pulse per second output



5.4 Wi-Fi and Bluetooth

The Apalis iMX8 is available as a version with on-module Wi-Fi and Bluetooth interfaces. The additional "WB" in the product name indicates that this version features Wi-Fi and Bluetooth. These Apalis module versions are making use of the AW-CM276NF Dual-Band Wi-Fi and Bluetooth module from Azurewaye.

Features:

- Wi-Fi 802.11a/b/g/n/ac
- Dual-Band 5 GHz and 2.4GHz
- Up to 866.7 Mbps
- 20/40/80 MHz channel bandwidth
- Station/Client Mode, Access Point Mode, Wi-Fi- Direct Mode, and Simultaneous Station and Access point mode
- Bluetooth 5.0 (BR/EDR), BLE
- Murata HSC (MXHP32) connector for dual external antenna in 2x2 configuration, compatible to IPX/IPEX connector MHF4 series
- Pre-certified for CE (Europe), FCC (United States), and IC (Canada)




Figure 7: Wi-Fi and Bluetooth block diagram

The Wi-Fi module is connected over a PCI Express interface with the i.MX 8 SoC. The Bluetooth part requires an USB connection. Since the SoC does not have enough USB ports, there is a HSIC USB hub on the Apalis module. The following table contains the interface and control signals between the Azurewave Wi-Fi and Bluetooth module and the i.MX 8 SoC.



Table 5-9 Signal Pins between AW-CM276NF and i.MX 8

AW-CM276NF Pin Name	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
PCIE_RX_P			,	
PCIE_RX_N			1	DOL Everage interfere
PCIE_TX_P			0	PCI Express interface
PCIE_TX_N			U	
PCIE_WAKEn			I/O	PCIe wake
PCIE_CLKREQn			I/O	PCIe reference clock request
GPIO[21]			I	PCIe reset
SLP_CLK			I	32.768kHz sleep clock input for low power operation
PDn			I	0 = full power-down, 1 = normal mode
GPIO[22]			I	Wireless Disable Input (active low)
GPIO[14]			0	WLAN_WKUP_HOST: AW-CM276NF Wi-Fi wake output
GPIO[13]			0	BT_WKUP_HOST: AW-CM276NF Bluetooth wake output
GPIO[15]			ı	HOST_WKUP_WLAN : SoC to AW-CM276NF Wi-Fi Wakeup
GPIO[12]			I	HOST_WKUP_BT: SoC to AW-CM276NF Bluetooth Wakeup
GPIO[2]			0	Wi-Fi activity LED
GPIO[3]			0	Bluetooth activity LED

The AW-CM276NF features four wake signals. Two are input signals (one for the Wi-Fi and one for Bluetooth) which allow for waking up the radio. The other two wake signals are an output of the AW-CM276NF which are used by the Wi-Fi and Bluetooth receiver to wake up the system (SoC).

The usage of Wi-Fi and Bluetooth is regulated depending on the region and needs certification. Please contact Toradex about how to certify the Apalis iMX8 WB: Contact your local sales office or support@toradex.com.

The Wi-Fi and Bluetooth module features a power down signal. With this signal, the wireless module can be shut down completely. After re-enabling the module, the firmware for the AW-CM276NF has to be downloaded again. Besides the power down signal, the Apalis iMX8 allows to power gate the voltage rails of the Wi-Fi and Bluetooth module. This allows to further reduce the power consumption if the wireless interfaces are not used.

5.5 **USB**

The Apalis module form factor features up to four USB interfaces, two USB 3.0 SuperSpeed (backward compatible) and two USB 2.0 High-Speed interfaces. The i.MX 8 SoC on the other hand features only one USB 3.0 port with SuperSpeed signals and a second USB 2.0 High-Speed interface with integrated PHY. Additional to these two USB ports, the i.MX 8 features a third USB port with an HSIC (High-Speed Inter-Chip) interface. This interface is used for the USB3503A HSIC USB Hub. This hub provides an additional three USB ports and is located on the module. Two ports are accessible as USB_H2 and USB_H3, while the third one is used for the Bluetooth interface of the Wi-Fi module.

Since the i.MX 8 features only one USB port with SuperSpeed signals, the USB 3.0 functionality is only available on the USB_H4 port of the Apalis form factor. The USB_O1 port does not feature the



SuperSpeed signals, only USB High-Speed is available. However, on modules which do not have the Wi-Fi/Bluetooth module assembled, the SuperSpeed signals of the USB_O1 port are used for providing the secondary PCle port (PClE1). The PCle signals on these pins cannot be used for USB 3.0 SuperSpeed, they can only be used as secondary PICe port, independently on the actual function of the USB_O1 port.




Figure 8: USB block diagram

5.5.1 USB Data Signal

Table 5-10 USBO1 Data Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
74	USBO1_D+			I/O	Positive Differential USB Signal, OTG capable
76	USBO1_D-			I/O	Negative Differential USB Signal, OTG capable
62	USBO1_SSRX+			1	Not connected on modules with Wi-Fi. No
64	USBO1_SSRX-			I	USB SuperSpeed function, only PCIe receive data for secondary PICe interface
68	USBO1_SSTX+			0	Not connected on modules with Wi-Fi. No
70	USBO1_SSTX-			0	USB SuperSpeed function, only PCIe transmit data for secondary PICe interface

Table 5-11 USBH2 Data Pins

X1 Pin#	Apalis Std Function	USB3503A Ball Name	I/O	Description
80	USBH2_D+	USBDN2_DP	I/O	Positive Differential USB Signal
82	USBH2_D-	USBDN2_DM	I/O	Negative Differential USB Signal

Table 5-12 USBH3 Data Pins

X1 Pin#	Apalis Std Function	USB3503A Ball Name	I/O	Description
86	USBH3_D+	USBDN3_DP	I/O	Positive Differential USB Signal
88	USBH3_D-	USBDN3_DM	I/O	Negative Differential USB Signal



Table 5-13 USBH4 Data Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
98	USBH4_D+			I/O	Positive Differential USB Signal
100	USBH4_D-			I/O	Negative Differential USB Signal
94	USBH4_SSRX+			I	Positive differential receiving host signal for USB3.0
92	USBH4_SSRX-			I	Negative differential receiving host signal for USB3.0
106	USBH4_SSTX+			0	Positive differential transmission host signal for USB3.0
104	USBH4_SSTX-			0	Negative differential transmission host signal for USB3.0

5.5.2 USB Control Signals

Table 5-14 USB OTG Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
72	USBO1_ID			I	Use this pin to detect the ID pin if you use USB OTG.
60	USBO1_VBUS			T	Use this pin to detect if VBUS is present.

If you use the USB Host function you need to provide the 5V USB supply voltage on your carrier board for the interfaces. The Apalis iMX8 provides additional signals for controlling the USB supply. We recommend using the following pins to guarantee the best possible compatibility. The USBH2, USBH3, and USBH4 interfaces share the bus power control signals whereas USBO1 has its own dedicated control signals.

Table 5-15 USB Power Control Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
274	USBO1_EN			0	This pin enables the external USB voltage supply for the USBO1 interface.
262	USBO1_OC#			I	USB overcurrent, this pin can signal an overcurrent condition in the USB supply of the USBO1 interface.
84	USBH_EN			0	This pin enables the external USB voltage supply for the USBH2, USBH3, and USBH4 interfaces.
96	USBH_OC#			I	USB overcurrent, this pin can signal an overcurrent condition in the USB supply of the USBH2, USBH3, and USBH4 interfaces.



5.6 Display

The i.MX 8 features two independent (identical) display controllers. Each display controller has two outputs which are routed to the different display outputs such as HDMI, DisplayPort (DP), LVDS, and MIPI/DSI. This allows to drive up to four independent displays (1x HDMI or DP, 2x LVDS, 1x MIPI/DSI).




Figure 9: Display and imaging block diagram

The routing of the display outputs comes with some limitation. If the HDMI/DP runs with 4K60 resolution, it requires both output ports of the display controller 0. This means the DSI0 and the LVDS0 cannot be used. Conversely, if either DSI0 or LVDS0 are used, the HDMI/DP are limited to 4K30. The Imaging Subsystem loopback is only available on LVDS1, not on LVDS0. A second loopback is only available on DSI0 or HDMI 4K30, not on DSI1 or HDMI 4K60.

Due to the limited number of interface pins on the module edge connector, not all display interfaces of the i.MX 8 SoC are available externally. The HDMI/DP/eDP interface and the LVDS1 port are fully available. Only one channel of the LVDS0 port is available. DSI0 is not available at all while just one lane of the DSI1 is available on the module edge connector. Besides the two loopback inputs, the Imaging Subsystem has also two MIPI/CSI-2 and an HDMI input. The two MIPI/CSI-2 camera inputs are available on type specific pins. However, the HDMI_RX is not available on the Apalis iMX8 module.

5.6.1 Parallel RGB LCD interface

The Apalis iMX8 does not feature a parallel RGB LCD interface. Nevertheless, it is possible to implement an LVDS or DSI to RGB converter on the carrier board in order to attach such a display.

5.6.2 LVDS

The official name for the LVDS interface is actually FPD-Link or FlatLink which uses the low voltage differential signalling (LVDS) technology. However, very often this interface is simply called LVDS.

The LVDS interface serialises the parallel RGB and control signals into differential LVDS pairs. Each LVDS signal pair contains up to Seven parallel signals. For an 18-bit RGB interface including the control signals (Display Enable, Vertical, and Horizontal Synch), each FPD_Link/FlatLink channel requires three LVDS data pairs. The additional colour bits for a 24-bit interface are serialized into a fourth LVDS data pair. There are two colour-mapping standards for the 24-bit interface. The less



common "24-bit / 18-bit compatible" (JEIDA format, Intel 24.0 LVDS data format) standard packs the two low significant bits of each colour into the fourth LVDS pair. This standard is backward compatible with the 18-bit mode. It is possible to connect an 18-bit display to a 24-bit interface or vice versa. The more common 24-bit colour mapping standard (VESA format, Intel 24.1 LVDS data format) serializes the two most significant bits of each colour into the fourth LVDS pair. This mode is not backward compatible. Therefore, only 24-bit displays can be connected to a 24-bit host with this colour mapping. The LVDS interfaces of Apalis iMX8 are configurable to support different colour mappings and depths. This ensures compatibility with 18-bit and 24-bit displays with both kinds of colour mappings.

Figure 10 shows the LVDS output signals for the "24-bit /18-bit Compatible Colour Mapping" (JEIDA format, Intel 24.0 LVDS data format)




Figure 10: 24-bit / 18-bit Compatible Colour Mapping (Intel 24.0 LVDS Data Format)

Figure 11 shows the LVDS output signals for the common 24-bit colour mapping (VESA format, Intel 24.1 LVDS data format).




Figure 11: Common 24-bit VESA Colour Mapping (Intel 24.1 LVDS Data Format)

Figure 12 shows the LVDS output signals for the 18-bit interface.




Figure 12: 18-bit Mode

A single channel LVDS interface can support resolutions up to 1366x768 pixels @60 frames per second (85MHz pixel clock maximum). For higher resolutions, a second LVDS channel is required. In dual channel configuration, the odd bits are transmitted in the first channel and the even bits



transmitted in the second channel. The dual channel LVDS interface can support resolutions up to 1920x1200 @60fps (170MHz pixel clock maximum).

The i.MX 8 features two dual channel LVDS ports (LVDS0 and LVDS1). Each of the i.MX 8 LVDS ports is capable of outputting up to 1080p60. It is possible to split each LVDS port to two single channel ports. On the Apalis iMX8, the LVDS1 port is available as dual channel LVDS on the Apalis standard pins. Only one single channel LVDS port is available on the Apalis iMX8 module. This means in total, the Apalis iMX8 provides up to three single channel LVDS ports or one dual channel LVDS with one single channel.

Figure 13 shows the possible LVDS display configurations. Even though it is possible to use the LVDS1_CH0 and LVDS0_CH0 interfaces for attaching two single channel displays, it is recommended to use LVDS1_CH0 and LVDS1_CH1 instead. This makes sure the design is compatible with other Apalis modules, since LVDS0_CH0 is on the type-specific area of the module edge connector.




Figure 13: Possible LVDS Display configurations

Table 5-16 LVDS interface signals (Apalis standard)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	I/O	Description	
248	LVDS1_A_CLK+		0	LVDS Clock out for channel A	
246	LVDS1_A_CLK-		0	(odd pixels/single channel)	
254	LVDS1_A_TX0+		0	LVDS data lane 0 for channel A	
252	LVDS1_A_TX0-		0	(odd pixels/single channel)	
260	LVDS1_A_TX1+		0	LVDS data lane 1 for channel A	
258	LVDS1_A_TX1-		0	(odd pixels/single channel)	



X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	I/O	Description
266	LVDS1_A_TX2+		0	LVDS data lane 2 for channel A
264	LVDS1_A_TX2-		0	(odd pixels/single channel)
272	LVDS1_A_TX3+		0	LVDS data lane 3 for channel A
270	LVDS1_A_TX3-		0	(odd pixels/single channel; unused for 18bit)
278	LVDS1_B_CLK+		0	LVDS Clock out for channel B
276	LVDS1_B_CLK-		0	(even pixels/unused for single channel)
284	LVDS1_B_TX0+		0	LVDS data lane 0 for channel B
282	LVDS1_B_TX0-		0	(odd pixels/unused for single channel)
290	LVDS1_B_TX1+		0	LVDS data lane 1 for channel B
288	LVDS1_B_TX1-		0	(odd pixels/unused for single channel)
296	LVDS1_B_TX2+		0	LVDS data lane 2 for channel B
294	LVDS1_B_TX2-		0	(odd pixels/unused for single channel)
302	LVDS1_B_TX3+		0	LVDS data lane 3 for channel B
300	LVDS1_B_TX3-		0	(odd pixels/unused for single channel; unused for 18bit)

Table 5-17 LVDS Interface Signals on Type-specific Pins (not compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	I/O	Description
61	TS_DIFF1+			LVDS Clock out
59	TS_DIFF1-			LVD3 Clock out
67	TS_DIFF2+		0	LVDS data lane 0
65	TS_DIFF2-		0	EVD3 data lane 0
79	TS_DIFF4+		0	LVDS data lane 1
77	TS_DIFF4-		0	EVD3 data lane 1
85	TS_DIFF5+		0	LVDS data lane 2
83	TS_DIFF5-		0	EVDS data lane 2
91	TS_DIFF6+		0	LVDS data lane 3
89	TS_DIFF6-		0	(unused for 18bit)

Table 5-18 LVDS Display Control Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
239	BKL1_PWM			0	Backlight PWM for contrast or brightness control
286	BKL1_ON			0	Enable signal for the backlight
205	I2C2_SDA (DDC)			I/O	I ² C interface might be used for the extended display identification data (EDID), shared with the other display interfaces
207	I2C2_SCL (DDC)			0	I ² C interface might be used for the extended display identification data (EDID), shared with the other display interfaces



Table 5-19 Additional LVDS Display Control Signals (not compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	1/0	Description
239	BKL1_PWM			I/O	Dedicated GPIO functions for the LVDS1
281	LCD1_G6			I/O	(Apalis standard LVDS) port. These pins feature also regular GPIO functionality on
283	LCD1_G7			I/O	ALT3
281	LCD1_G6			0	Dedicated I ² C for channel A of the Apalis
283	LCD1_G7			I/O	standard LVDS port. For compatibility reasons, it is recommended to use I2C2 instead.
126	UART2_TXD			0	Dedicated I ² C for channel B of the Apalis
132	UART2_RXD			I/O	standard LVDS port. For compatibility reasons, it is recommended to use I2C2 instead.
286	BKL1_ON			I/O	Dedicated GPIO functions for the LVDS0
87	TS_2			I/O	(type-specific LVDS) port. These pins feature
99	TS_3			I/O	also regular GPIO functionality on ALT3
87	TS_2			0	Dedicated I ² C for channel A of the type
99	TS_3			I/O	specific LVDS port. For compatibility reasons, it is recommended to use I2C2 instead.
138	UART4_TXD			0	Dedicated I ² C for channel B (not available on
140	UART4_RXD			I/O	Apalis iMX8). For compatibility reasons, it is recommended to use I2C2 instead.
286	BKL1_ON			0	Backlight PWM for type specific LVDS port

5.6.3 HDMI

HDMI provides a unified method of transferring both video and audio data over a TMDS compatible physical link to an audio/visual display device. The HDMI interface is electrically compatible with the DVI standard.

The HDMI interface of the i.MX 8 is also capable of outputting DisplayPort signals. The DisplayPort Dual Mode (DP++) standard would make it possible to use "passive" DisplayPort to HDMI adapter. Even though the silicon IP in the i.MX 8 supports DisplayPort Dual Mode, the function is currently not supported by NXP or validated. This means "passive" DisplayPort to HDMI adapter are not working. The carrier board either must implement a HDMI or a regular DisplayPort without DP++ feature. More information to the DisplayPort interface of the Apalis iMX8 can be found in section 5.6.5.

HDMI Features

- HDMI 2.0a up to 4K60 (3840x2160@60Hz) if both display controller outputs are used
- HDMI 1.4b up to 4K30 (3840x2160@30Hz) if single display controller output is used
- Pixel Clock from 25MHz up to 600MHz
- Supports digital sound
- High-bandwidth Content Protection Revision 2.2 (HDCP, separate license needed)
- CEC interface



Table 5-20 HDMI Interface Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description		
240	HDMI1_TXC+			0	LIDMI Differential Clock		
242	HDMI1_TXC-			0	HDMI Differential Clock		
234	HDMI1_TXD0+			0	HDMI Differential Data 0		
236	HDMI1_TXD0-			0	HDMI DIfferential Data 0		
228	HDMI1_TXD1+			0	HDMI Differential Data 1		
230	HDMI1_TXD1-			0	TIDIVII DIIIEIEIIIIAI DAIA T		
222	HDMI1_TXD2+			0	HDMI Differential Data 2		
224	HDMI1_TXD2-			0	Tibiyii biileleliliai bala 2		

Table 5-21 Additional Display Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
220	HDMI1_CEC			I/O	HDMI Consumer Electronic Control.
232	HDMI1_HPD			1	Hot Plug Detect
205	I2C2_SDA (DDC)			I/O	Display Data Channel, shared with the other display interfaces
207	I2C2_SCL (DDC)			0	Display Data Channel, shared with the other display interfaces

5.6.4 Analogue VGA

The Apalis iMX8 does not feature an analogue VGA interface. The pins on the module edge connector are left unconnected.

5.6.5 DisplayPort (DP) and Embedded DisplayPort (eDP)

The HDMI interface pins of the i.MX 8 SoC can be configured to be used as DisplayPort (DP) or embedded DisplayPort interface (eDP). The DisplayPort Dual Mode (DP++) standard would make it possible to use "passive" DisplayPort to HDMI adapter. Even though the silicon IP in the i.MX 8 supports DisplayPort Dual Mode, the function is currently not supported by NXP or validated. This means "passive" DisplayPort to HDMI adapter are not working.

DisplayPort Features:

- DisplayPort specification version 1.3
- High-bandwidth Content Protection Revision 2.2 (HDCP, separate license needed)
- 1, 2, and 4 lanes supported
- RBR, HBR, and HBR2 supported
- 1Mbps AUX channel

The Embedded DisplayPort is used for driving local displays. The interface adds additional power saving features.

Embedded DisplayPort Features:

- Embedded DisplayPort specification version 1.4
- Supports backlights and multi-touch commands
- eDP DPCD registers
- Variable link rate R162/R216/R243/R270/R324/R432/R540



• Fast link training

Since the DP and eDP interface are not part of the Apalis module specifications, it is not guaranteed that other Apalis modules also have the possibility to use the HDMI interface pins as DP or eDP. Use this interface only if compatibility with other modules is not mandatory.

The DP/eDP requires additional 100nF series capacitors to be placed in the auxiliary data lines (AUX channel). The series capacitors are not required for the high-speed data line pairs. Be aware of the different numbering of the data lanes between HDMI and DP. When using the HDMI port as DisplayPort, the on-module 604Ω termination resistors on the high-speed data lines need to be disabled. This is done by setting the LSIO.GPIO1.IO30 (SoC pad MIPI_CSI1_GPIO0_00) low.

The DP/eDP signals are located as a secondary function of the HDMI interface. The routing requirements of the DP/eDP signals are different from the HDMI interface.

Table 5-22 DP/eDP Signal Routing Requirements

Parameter	Requirement
Max Frequency	1.62 Gb/s per lane (RBR) 2.7 Gb/s per lane (HBR) 5.4 Gb/s per lane (HBR2)
Configuration/Device Organisation	1 load
Reference Plane	GND or PWR (if PWR, add 10nF stitching capacitors between PWR and GND on both sides of the connection for the return current)
Trace Impedance	90Ω ±15% differential; 50Ω ±15% single ended
Max Intra-pair Skew	<1ps ≈150µm
Max Trace Length Skew between different data pairs	<150ps ≈22.5mm
Max Trace Length from Module Connector	215mm (RBR and HBR) 127mm (HBR2)

The Apalis iMX8 supports up to 4 lanes of Display Port signals. The interface is backward compatible with one or two lane displays. Simply use only the lane 0 for a single lane display respectively lane 0 and 1 for a two lane display.

Table 5-23 DP/eDP interface signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	eDP Signal Name	I/O	Description
222	HDMI1_TXD2+		eDP_1_D0+	0	Link Lane 0
224	HDMI1_TXD2-		eDP_1_D0-	0	LITIK LATIE U
228	HDMI1_TXD1+		eDP_1_D1+	0	Link Lane 1
230	HDMI1_TXD1-		eDP_1_D1-	0	LIIIN LAITE I
234	HDMI1_TXD0+		eDP_1_D2+	0	Link Lane 2
236	HDMI1_TXD0-		eDP_1_D2-	0	LIIIN LAITE 2
240	HDMI1_TXC+		eDP_1_D3+	0	Link Lane 3
242	HDMI1_TXC-		eDP_1_D3-	0	LITIK LATIE 3
73	TS_DIFF3+		eDP_1_AUX_CH0_P	I/O	Aux channel, contains control data
71	TS_DIFF3-		eDP_1_AUX_CH0_N	I/O	such as EDID information
232	HDMI1_HPD		eDP_1_HPD	I	Hot plug detect



5.6.6 Display Serial Interface (DSI)

The i.MX 8 SoC provides up to two MIPI/DSI interfaces to connect compatible displays. However, due to a limitation of the available module edge connector pins, only one MIPI/DSI interface with only one data lane is available on the Apalis iMX8. The data lane is capable of up to 1.5Gbps data rate and is bidirectional (high-speed out, low power/speed in from display). The interface uses the MIPI D-PHY for the physical layer.

The DSI signals are located in the type-specific area of the Apalis module. Therefore, it is not guaranteed that other Apalis modules will be compatible with this interface. If you are planning on using the DSI interface, please be aware that other Apalis modules might not be compatible with your carrier board.

As the DSI is a high-speed interface, some additional layout requirements need to be met on the carrier board. These requirements are not detailed in the Apalis Carrier Board Design Guide as the interface is type specific.

Table 5-24 DSI Signal Routing Requirements

Parameter	Requirement
Max Frequency	750MHz (1.5GT/S per data lane)
Configuration/Device Organisation	1 load
Reference Plane	GND or PWR (if PWR, add 10nF stitching capacitors between PWR and GND on both sides of the connection for the return current)
Trace Impedance	90Ω ±15% differential; 50Ω ±15% single ended
Max Intra-pair Skew	<1ps ≈150µm
Max Trace Length Skew between clock and data lanes	<10ps ≈1.5mm
Max Trace Length from Module Connector	200mm

Table 5-25 DSI interface signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	DSI Signal Name	I/O	Description	
133	TS_DIFF13+		DSI1_CLK+	0	DSI Interface 1 clock	
131	TS_DIFF13-		DSI1_CLK-	0	DSI IIITETIACE I CIOCK	
97	TS_DIFF7+		DSI1_D1+	I/O	DSI Interface 1 data lone 1	
95	TS_DIFF7-		DSI1_D1-	I/O	DSI Interface 1 data lane 1	

Table 5-26 Additional Display Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description	
123	TS_4			0	Dedicated PWM functions for the DSI1 port.	
123	TS_4			0	Dedicated GPIO functions for the DSI1 port. This pin features also regular GPIO functionality on ALT3	
175	CAM1_D6			I/O	Dedicated I ² C for the DSI1 port. For compatibil reasons it is recommended to use I2C2 instead	
173	CAM1_D7			0		



5.7 PCI Express

The i.MX 8 SoC features two PCI Express (PCIe) and one SATA controller. PCIe controller 0 features single and dual lane while the controller 1 only features single lane operation. There are two PHY blocks in the SoC. One of this PHY blocks consists of two lanes while the other one is only a single lane PHY. One output of the dual PHY (PCIE0) is available externally on the module edge connector as Apalis standard PICe interface. The second output of this PHY (PCIE1) is either connected to the internal Wi-Fi module or is available on the USBO1 SuperSpeed signals for modules without Wi-Fi. The output of the single PHY (PCIE_SATA0) is available on the module edge connector as Apalis standard SATA interface.




Figure 14: PCI Express block diagram

The following table shows all mapping options for the PICe and SATA that are possible. On modules with an assembled Wi-Fi and Bluetooth module, only the first two options are possible.

Table 5-27 PCIe mapping options

PCIE0 (Apalis PCIE1)	PCIE1 (Wi-Fi Module)	PCIE1 (Apalis USBO1_SS)	PCIE_SATA0 (Apalis SATA1)	Remarks
PCIE_0 Lane 0	PCIE_1 Lane 0	Not available	SATA	Default configuration, fully compatible with other Apalis Modules
PCIE_0 Lane 0	Unused	Not available	PCIE_1 Lane 0	Wi-Fi cannot be used, but Bluetooth is still available over USB
PCIE_0 Lane 0	No Wi-Fi Module	PCIE_0 Lane 1	SATA	Dual Lane PCIe, only possible on modules without Wi-Fi/Bluetooth
PCIE_0 Lane 0	No Wi-Fi Module	PCIE_1 Lane 0	SATA	Two single lane PCIe, only possible on modules without Wi-Fi/Bluetooth
PCIE_0 Lane 0	No Wi-Fi Module	PCIE_0 Lane 1	PCIE_1 Lane 0	Dual Lane plus single lane PCIe, only possible on modules without Wi-Fi/Bluetooth

The PCle interface is compliant with the PCle 3.0 specification and supports 8 Gb/s transfer rate. It is backward compatible with the PCle 2.0 standard (5Gb/s) and the PCle 1.1 standard which



supports 2.5 Gb/s. PCIe is a high-speed interface that needs special layout requirements to be followed. Please carefully study the <u>Apalis Carrier Board Design Guide</u> for more information.

Table 5-28 PCIe Interface Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
55	PCIE1_CLK+			0	100MHz Reference clock differential pair.
53	PCIE1_CLK-			0	Sourced by a reference clock oscillator
49	PCIE1_TX+			0	Apalis standard PCIe interface
47	PCIE1_TX-			0	Transmit data lane 0
43	PCIE1_RX+			I	Apalis standard PCIe interface
41	PCIE1_RX-			I	Receive data lane 0
68	USBO1_SSTX+			0	Only available on modules without Wi-
70	USBO1_SSTX-			0	Fi/Bluetooth module
62	USBO1_SSRX+			I	Only available on modules without Wi-
64	USBO1_SSRX-			I	Fi/Bluetooth module
33	SATA1_TX+			0	SATA interface on Applie standard
31	SATA1_TX-			0	SATA interface on Apalis standard
25	SATA1_RX+			I	SATA interface on Apalis standard
27	SATA1_RX-			ı	SATA Interface of Apails Standard

Table 5-29 Additional PCIe Control Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
37	WAKE1_MICO			1	General purpose wake signal
26	RESET_MOCI#			0	General reset output
209	I2C1_SDA			I/O	Some PCIe devices need the SMB interface for
211	I2C1_SCL			0	special configurations. I2C1 should be used if interface is necessary

5.8 SATA

The Serial ATA (SATA) interface can be used to attach, for example, an external hard drive, SSD or a mSATA SSD. The interface is a single Gen 3 SATA link with a maximum transfer rate of 6 Gb/s. The interface is backward compatible with Gen 2 (3 Gb/S) and Gen 1 (1.5 Gb/s). SATA is a high-speed interface that needs special layout requirements to be followed. Please carefully study the Apalis Carrier Board Design Guide for more information.

Table 5-30 Apalis standard SATA Interface Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
33	SATA1_TX+			0	SATA transmit data, Series decoupling capacitor
31	SATA1_TX-			0	are provided on the module
25	SATA1_RX+			I	SATA receive data, Series decoupling capacitor
27	SATA1_RX-			I	are provided on the module
35	SATA1_ACT#			0	SATA activity indicator (regular GPIO)



5.9 I²C

The i.MX 8 SoC features a total number of nineteen I^2C controllers. Not all of these interfaces are available externally. Some of them are dedicated interfaces with limited function.

- General purpose I²C with DMA support
 - 5x general purpose I²C. Four of them are available on the module edge connector.
 The fifth is only available externally if the on-module audio codec and the USB hub are unused
 - 2x I²C interfaces which are tightly coupled with the Cortex-M4 cores (one per each M4 core)
- Low-speed I²C without DMA support for dedicated purpose. Could also be used as general purpose, but require the associated PHY (for example MIPI) to be powered on
 - o 2x master I²C for MIPI/DSI, only 1x available externally
 - o 2x master I²C for MIPI/CSI-2, not available externally
 - o 4x master I²C for LVDS, all available externally
 - o 2x master I²C for HDMI-TX, only 1x available externally
 - 1x master I²C for HDMI-RX, not available externally
- I²C tightly coupled with SCU
 - o 1x Dedicated for PMIC, cannot be used externally

The Apalis module standard features only three I²C interfaces. The rest of the available interfaces are alternate functions of other interface pins. These additional interfaces are not compatible with other Apalis modules. Therefore, it is highly recommended to use primarily the three standard I²C interfaces. For example, the LVDS interface features dedicated I²C ports. However, in order to be compatible with the Toradex BSP and other Apalis modules, we recommend using the Apalis standard I²C² instead.

General purpose I²C ports features:

- Supports standard and fast mode of operation (0-400KHz), Fm+ (1Mbit/s) as well as high-speed mode (3.2 MHz).
- System Management Bus (SMBus) compliant specifications
- Master and slave mode (slave mode may not supported in regular BSP)
- Mulit-master support
- Clock stretching support
- 7-bit or 10-bit addressing
- DMA support

Table 5-31 Apalis standard I²C Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I2C Port	Description
209	I2C1_SDA			12C2	Generic I ² C
211	I2C1_SCL			1202	Generic i C
205	I2C2_SDA (DDC)			12C0	I ² C port for the camera interface, can also
207	I2C2_SCL (DDC)			1200	be used for other purposes
201	I2C3_SDA (CAM)			12C3	I ² C port for the DDC interface, can also
203	I2C3_SCL (CAM)			1203	be used for other purposes



Table 5-32 Additional General Purpose I²C Signals (not compatible with other Apalis family modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I2C Port	Description	
251	LCD1_R0			- I2C4	General purpose I ² C	
253	LCD1_R1			1204	General purpose i C	
262	USBO1_OC#				The USB hub and the audio codec on the	
96	USBH_OC#			1004	module are connected with the same I ² C Port I2C1. Therefore, this I ² C can only be	
274	USBO1_EN			used if no I ² C communication wit		
84	USBH_EN				required.	

Table 5-33 Tightly coupled M4 I²C Signals (not compatible with other Apalis family modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	Description
120	UART1_DSR			Dedicated I ² C port for the M4 core 0. It is tightly coupled
110	UART1_DTR			with this core.
122	UART1_RI			Dedicated I ² C port for the M4 core 1. It is tightly coupled
124	UART1_DCD			with this core.

Table 5-34 Dedicated low-speed I²C Signals (not compatible with other Apalis family modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	Description
283	LCD1_G7			Dedicated I ² C port for the Apalis standard LVDS port
281	LCD1_G6			channel A
132	UART2_RXD			Dedicated I ² C port for the Apalis standard LVDS port
126	UART2_TXD			channel B
99	TS_3			Dedicated I ² C port for the additional LVDS port on the
87	TS_2			type-specific pins
140	UART4_RXD			Dedicated I ² C port for the LVDS channel that is not
138	UART4_TXD			available on the module edge connector pins
205	I2C2_SDA (DDC)			Dedicated I ² C port for the HDMI interface. This port
207	I2C2_SCL (DDC)			shares the pins with the I2C0.
175	CAM1_D6			Dedicated I2C part for the MIDI/DCI part
173	CAM1_D7			Dedicated I ² C port for the MIPI/DSI port

5.9.1 Real-Team Clock (RTC) recommendation

The Apalis module features a RTC circuit which is located inside the SoC. The RTC is equipped with an accurate 32.768 kHz quartz crystal and can be used for time-keeping. As long as the main power supply is provided to the module, the RTC is sourced from this rail. If the RTC needs to be retained even without the module's main voltage, a coin cell needs to be applied to the VCC_BACKUP (pin 174) supply pin.

The RTC on the module is not designed for ultra-low power consumption (typical current consumption can be found in section 8.3). Therefore, a standard lithium coin cell battery can drain faster than required for certain designs. If a rechargeable RTC battery is not the solution, it is recommended to use an external ultra-low power RTC IC on the carrier board instead. In this case,



add the external RTC to the I2C1 (pin 209/211) interface of the module and leave the VCC_BACKUP pin unconnected. A suitable reference schematic can be found in the schematic diagram of the Apalis evaluation board.

5.10 UART

The i.MX 8 SoC features a total number of 8 UARTs. There are 5 regular UARTs of which four are available on the standard Apalis module edge connector pins and therefore are compatible with other Apalis module. One of the regular UART is available as alternate functions of the SD card interface. Additional to the regular UARTs, the SoC features two UARTs which are tightly coupled to each one of the Cortex-M4 cores. These UARTs are also available on the module edge connector. The last UART is tightly coupled to the System Controller Unit. It is used for the debugging messages of the SCU. The interface pins of this UART are only available on test pads.

The Apalis UART1 is according to the Apalis specification a full-featured UART. Since the i.MX 8 does not feature the DTR, DSR, DCD, and RI signals, only RX/TX, as well as RTS/CTS is available. The UART1 is used as standard debug interface for the Toradex Linux operating systems. Therefore, it is desirable to keep this port accessible for system debugging.

General purpose UART Features

- Full-duplex, standard non-return-to-zero (NRZ format)
- Programmable baud rates
- Interrupt, DMA, or polled operation.
- Hardware parity generation and checking
- Character length 7 to 10bit
- Programmable 1-bit or 2-bit stop bits
- Idle line, address mark, and receive data match wakeup method
- Automatic address matching to reduce ISR overhead
- IrDA 1.4 support

Table 5-35 UART1 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	1/0	Description
118	UART1_RXD			I	Received Data
112	UART1_TXD			0	Transmitted Data
114	UART1_RTS			0	Request to Send
116	UART1_CTS			I	Clear to Send
110	UART1_DTR			0	DTR function not available, only GPIO
120	UART1_DSR			I	CTS function not available, only GPIO
122	UART1_RI			I	RI function not available, only GPIO
124	UART1_DCD			I	DCD function not available, only GPIO

Table 5-36 UART2 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	1/0	Description
132	UART2_RXD			I	Received Data
126	UART2_TXD			0	Transmitted Data
128	UART2_RTS			0	Request to Send
130	UART2_CTS			I	Clear to Send



Table 5-37 UART3 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	1/0	Description
136	UART3_RXD			1	Received Data
134	UART3_TXD			0	Transmitted Data

Table 5-38 UART4 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
140	UART4_RXD			I	Received Data
138	UART4_TXD			0	Transmitted Data

For the UART3, there are additional hardware flow signals available. The signals are not compatible with other Apalis modules.

Table 5-39 Additional UART3 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
6	PWM3			0	Additional Request to Send for UART 3
8	PWM4			I	Additional Clear to Send UART 3

For the UART1, UART2, and UART4, there are alternate pins available. However, for compatibility purposes, it is recommended to use the standard Apalis pins instead.

Table 5-40 Alternate UART1, UART2, and UART4 Signal Pins

	rable of the futer field of unit 1, of unit of unit 1 orginal files					
X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description	
116	UART1_CTS			0	Alternate Request to Send for UART 1	
114	UART1_RTS			I	Alternate Clear to Send for UART 1	
5	GPIO3				Alternate Received Data for UART 2	
243	LCD1_PCLK			'	Alternate Neceived Data for OANT 2	
7	GPIO4			0	Alternate Transmitted Data for UART 2	
255	LCD1_R2			O	Alternate Transmitted Data for OAKT 2	
6	PWM3			I	Alternate Received Data for UART 4	
8	PWM4			0	Alternate Transmitted Data for UART 4	

A fifth UART is available as an alternate function of the SD card or GPIO interface. For compatibility reasons, it is only recommended to use this interface if more than four UART ports are required. This port is not compatible with other Apalis modules.

Table 5-41 Additional UART Port Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
1	GPIO1				Received Data
186	SD1_D0				Received Data
3	GPIO2			0	Transmitted Data
188	SD1_D1			O	Hansmilleu Dala
178	SD1_D3			0	Request to Send
176	SD1_D2			I	Clear to Send



For each M4 core, there is a tightly coupled UART available. The pins are located on the DTR, DSR, DCD, and RI signals of the Apalis standard UART1. Since the i.MX 8 anyway does not support these modem control signals, there will be no conflicts with the UART1 interface. However, it is still not guaranteed that the tightly coupled UART interfaces are compatible with any other Apalis module.

Table 5-42 Tightly Coupled M4 UART Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
120	UART1_DSR			I	Received Data tightly coupled with M4 core 0
110	UART1_DTR			0	Transmitted Data tightly coupled with M4 core 0
122	UART1_RI			I	Received Data tightly coupled with M4 core 1
124	UART1_DCD			0	Transmitted Data tightly coupled with M4 core 1

The System Controller Unit (SCU) has its own tightly coupled UART interface. The interface is used as debug port for the SCU. The pins are only available on test pads on the bottom side of the module. For normal software development, there is no need for having access to this interface. Important, the interface features only 1.8V logic level. 3.3V is not supported and could damage the SoC.

SCU.UARTO.TX SCU.UARTO.TX

Figure 15: SCU UART test pin location

5.11 SPI

The i.MX 8 SoC features a total of four SPI interfaces. Two of them are available on the Apalis module standard pins. The other two ports are also available. They are located on alternate functions of other interfaces. One of the additional interfaces is located on the touch and ADC pins. Special care has to be taken when using these pins. The signal level is 1.8, not 3.3V as for the rest of the low-speed module edge connector pins. Appling 3.3V to these signals could damage the module.

The SPI ports operate at up to 60MHz in master mode and up to 40MHz in slave mode. However, there is one exception. One of the additional SPI interfaces is available as alternate functions of the UART1 is limited to 40MHz in master mode and 20MHz in slave mode. Since the UART1 port



should be made available for debugging purpose, it is anyway not recommended to use this SPI interface.

Features:

- Up to 60 Mbps in master mode
- Up to 40 Mbps in slave mode
- 32-bit x 64 deep FIFO (RX and TX)
- Master/Slave configurable
- Simultaneous receive and transmit (1-bit mode)
- Wakeup function on receiving data match

Each SPI channel supports four different modes of the SPI protocol:

Table 5-43 SPI Modes

SPI Mode	Clock Polarity	Clock Phase	Description
0	0	0	Clock is positive polarity and the data is latched on the positive edge of SCK
1	0	1	Clock is positive polarity and the data is latched on the negative edge of SCK
2	1	0	Clock is negative polarity and the data is latched on the positive edge of SCK
4	1	1	Clock is negative polarity and the data is latched on the negative edge of SCK

Pay attention to the data direction of the signals in master respectively slave mode. The following table describes the data direction of the signals at the module side.

Table 5-44 SPI Signal Direction in Master and Slave Mode

iMX 8	Master Mode			Slave Mode		
Port Name	I/O	Description	I/O	Description		
SPIx_SDO	0	Master Output, Slave Input	0	Master Input, Slave Output		
SPIx_SDI	1	Master Input, Slave Output	I	Master Output, Slave Input		
SPIx_CS0	0	Slave Select	I	Slave Select		
SPIx_SCK	0	Serial Clock	I	Serial Clock		

In the Apalis module standard, only the SPI master mode is specified. Therefore, the slave mode might not be compatible with other modules. The signal direction in the following tables corresponds to the SPI master mode.

Table 5-45 Apalis SPI Port 1 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
225	SPI1_MOSI			0	Master Output, Slave Input
223	SPI1_MISO			I	Master Input, Slave Output
227	SPI1_CS			I/O	Slave Select
221	SPI1_CLK			I/O	Serial Clock
200	DAP1_BIT_CLK			0	Additional slave select, not compatible with other modules



Table 5-46 Apalis SPI Port 2 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
231	SPI2_MOSI			0	Master Output, Slave Input
229	SPI2_MISO			I	Master Input, Slave Output
233	SPI2_CS			I/O	Slave Select
235	SPI2_CLK			I/O	Serial Clock
204	DAP1_SYNC			0	Additional slave select, not compatible with other modules

Table 5-47 Additional SPI ports, incompatible with other modules

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
315	AN1_TSPX			0	Master Output, Slave Input, only 1.8V
317	AN1_TSMX			I	Master Input, Slave Output, only 1.8V
319	AN1_TSPY			I/O	Slave Select, only 1.8V
321	AN1_TSMY			0	Slave Select, only 1.8V
311	AN1_TSWIP_ADC3			I/O	Serial Clock, only 1.8V
118	UART1_RXD		_	0	Master Output, Slave Input,
193	CAM1_MCLK			U	reduced interface speed
114	UART1_RTS				Master Input, Slave Output,
194	DAP1_MCLK			,	reduced interface speed
116	UART1_CTS			I/O	Slave Select,
37	WAKE1_MICO			1/0	reduced interface speed
112	UART1_TXD			I/O	Serial Clock, reduced interface speed

5.12 PWM (Pulse Width Modulation)

The i.MX 8 features a four channel general purpose Pulse Width Modulator (PWM). It has a 16-bit counter and is optimized to generate simple sound samples and generate tomes. It has 16-bit resolution and there is a 4-level deep FIFO available in order to minimize the interrupt overhead. There is a 12-bit prescaler available for dividing the clock. These four PWM output signals are available on the module edge connector as Apalis standard PWM signals.

Table 5-48 General Purpose PWM Interface Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
2	PWM1			0	
4	PWM2			0	
6	PWM3			0	
8	PWM4			0	

Additional to the general purpose PWM, the i.MX 8 features dedicated PWM generators for the LVDS and MIPI/DSI interface. These PWM outputs are intended to be used for driving the backlight intensity of a liquid crystal display. One of these dedicated PWMs is available as an Apalis standard pin for backlight control. Two additional PWM signals dedicated for backlight controlling are available as an alternate function.



Table 5-49 Dedicated PWM Interface Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
239	BKL1_PWM			0	Apalis standard backlight PWM output. Use this output for the standard LVDS interface, compatible with other Apalis modules
286	BKL1_ON			0	Dedicated PWM output for the LVDS interface on type specific pin. Not compatible with other Apalis modules
123	TS_4			0	Dedicated PWM output for the MIPI/DSILVDS interface. Not compatible with other Apalis modules

Besides the regular PWM interfaces, the i.MX 8 features Timer PWM Modules (TPM) which are tightly coupled to each of the two Cortex M4 cores. The TMB is based on a simple timer which is known since many years from the HCS08 8-bit microcontrollers. Besides the generation of PWM signals, it can also be used for input capture and output compare function. The TPM are dedicated to the M4 cores. However, there is a FlexTimer (FTM) module for the main cores. The FTM builds upon the TPM, but enhances it by additional dead time insertion hardware, fault control input, signed up counter function, enhancing the triggering functionality, and allowing the polarity and initialization to be controlled. The FTM as well as the TPM for the M4 cores are available on the module edge connector as alternate functions.

Table 5-50 TPM and FTM Interface Signals

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
1	GPIO1			I/O	Timer PWM Module output tightly coupled with
3	GPIO2			I/O	the Cortex M4 core 0
5	GPIO3			I/O	Timer PWM Module output tightly coupled with
7	GPIO4			I/O	the Cortex M4 core 1
193	CAM1_MCLK			I/O	
194	DAP1_MCLK			I/O	Flex Timer Module channel signals. Can be used with all the CPU cores
37	WAKE1_MICO			I/O	

5.13 OWR (One Wire)

The Apalis iMX8 does not feature a One Wire interface. However, it is possible to implement a bit-banging One Wire driver.

5.14 SD/MMC

The i.MX 8 SoC provides three SDIO interfaces; one is used internally for the eMMC Flash and two are available on the module edge connector Pins. Following the Apalis standard, one of the external ports can be used with up to eight data pins (8-bit MMC or eMMC) while the other one only supports up to four data pins.

The interfaces are capable of interfacing with SD Memory Cards, SDIO, MMC, CE-ATA cards, and eMMC devices. The controllers can act as both master and slave simultaneously.

Features

- Supports SD Memory Card Specification 3.0 (up to UHS-I, no UHS-II)
- Supports SDIO Card Specification Version 3.0 (up to UHS-I, no UHS-II)



- Supports MMC System Specification Version 5.1 (one interface up to 8-bit)
- Supports addressing larger capacity SD 3.0 or SD-XC cards up to 2 TByte
- Support SPI mode
- Both interface supports 3.3V and 1.8V IO voltage mode (Apalis standard is only 3.3V)
- Card bus clock frequency up to 208 MHz

i.MX 8 SDIO interface	Max Bus Width	Description
USDHC0 / EMMC0	8-bit	Connected to internal eMMC boot device. Not available at the module edge connector
USDHC1	8-bit	Apalis Standard MMC1 interface
USDHC2	4-bit	Apalis Standard SD1 interface

According to the Apalis module specification, the IO voltage level of the SD/MMC interface supports only 3.3V logic level. Therefore, the SD interfaces are limited to default or high-speed mode; UHS-I modes are not supported. Nevertheless, the MMC1 interface (i.MX 8 USDHC1) as well as the SD1 interface (i.MX 8 USDHC2) are capable to switch independently to the 1.8V IO level. This allows using the interface in UHS-I mode with higher speed. Please note that this IO voltage level is not mandatory in the Apalis module specification and therefore other modules might do not support this mode as well. Pay attention to the SD card signal pull-up resistors on the carrier board. If the interfaces are used in the 1.8V mode, it is recommended to remove the pull up resistors on the carrier board. The i.MX 8 features internal pull-up resistors that can be used instead.

Bus Speed Mode	Max. Clock Frequency	Max. Bus Speed	Signal Voltage
Default Speed	25 MHz	12.5 MByte/s	3.3V
High Speed	50 MHz	25 MByte/s	3.3V
SDR12	25 MHz	12.5 MByte/s	1.8V
SDR25	50 MHz	25 MByte/s	1.8V
DDR50	50 MHz	50 MByte/s	1.8V
SDR50	100 MHz	50 MByte/s	1.8V
SDR104	208 MHz	104 MByte/s	1.8V

The I/O voltage of one power block can be changed independently from the other block, but all signals of the corresponding block change their voltages together. The signals of the Apalis SD1 interface (i.MX 8 USDHC2) are located on one block while the signals of the Apalis MMC1 interface (i.MX 8 USDHC1) are on a different block. This means the SD1 and the MMC1 can change the I/O Voltage level independently. The USDHC2 power block consists only of the pins that are on the Apalis SD1 interface. However, the USDHC1 power block consists of one additional signal that is not in the Apalis MMC1 interface, module edge connector pin 159. If the MMC1 interface is used with 1.8V, the pin 159 also changes the voltage level.

The I/O voltage of the Apalis SD1 interface (i.MX 8 USDHC2) is provided by the LDO2OUT output of the main power management IC (PMIC). The I/O voltage of the Apalis MMC1 interface (i.MX 8 USDHC1) is provided by the LDO2OUT output of the secondary PMIC. The voltages are changed by controlling the according VSELECT of the PMICs.



Table 5-51 Apalis MMC1 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
150	MMC1_CMD			I/O	Command
160	MMC1_D0			I/O	Serial Data 0
162	MMC1_D1			I/O	Serial Data 1
144	MMC1_D2			I/O	Serial Data 2
146	MMC1_D3			I/O	Serial Data 3
148	MMC1_D4			I/O	Serial Data 4, not used for SD cards
152	MMC1_D5			I/O	Serial Data 5, not used for SD cards
156	MMC1_D6			I/O	Serial Data 6, not used for SD cards
158	MMC1_D7			I/O	Serial Data 7, not used for SD cards
154	MMC1_CLK			0	Serial Clock
164	MMC1_CD#			I	Card Detect (regular GPIO)

Table 5-52 Apalis SD1 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	1/0	Description
180	SD1_CMD			I/O	Command
186	SD1_D0			I/O	Serial Data 0
188	SD1_D1			I/O	Serial Data 1
176	SD1_D2			I/O	Serial Data 2
178	SD1_D3			I/O	Serial Data 3
184	SD1_CLK			0	Serial Clock
190	SD1_CD#			I	Card Detect (dedicated signal)

There are a few extra interface signals available for the MMC1 interface. These pins are not required for regular usage of the interface. The signals are available as alternate functions and therefore are not compatible with other Apalis modules.

Table 5-53 Additional MMC1 Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
158	MMC1_D7			I	Dedicated card detect signal. For compatibility reason, it is recommended to use the GPIO on pin 164 instead.
159	TS_6			I	Input clock for eMMC HS400 mode
156	MMC1_D6			I	Card write protec

5.15 Analogue Audio

The Apalis iMX8 offers analogue audio input and output channels. On the module, a NXP SGTL5000 chip handles the analogue audio interface. The SGTL5000 is connected over I²S (SAI1) with the i.MX 8 SoC. Please consult the NXP SGTL5000 datasheet for more information.



Table 5-54 Analogue Audio Interface Pins

X1 Pin #	Apalis Signal Name	I/O	Description	Pin on the SGTL5000 (20pin QFN)
306	AAP1_MICIN	Analogue Input	Microphone input	10
310	AAP1_LIN_L	Analogue Input	Left Line Input	9
312	AAP1_LIN_R	Analogue Input	Right Line Input	8
316	AAP1_HP_L	Analogue Output	Headphone Left Output	4
318	AAP1_HP_R	Analogue Output	Headphone Right Output	1

5.16 Synchronous Audio Interface (SAI)

The i.MX 8 SoC features multiple Synchronous Audio Interfaces (SAI). Some of them are only used internally of the SoC for connecting other audio interfaces, others are available external.

Table 5-55 SAI Instance Configuration

SAI Instance	Tx/Rx Data Lines (stereo)	Tx/Rx FIFO Depth	Use Case
SAI0	1/1	64/64	Apalis standard digital audio interface
SAI1	1/1	64/64	On-module audio codec, cannot be used externally. It is also connected internally to the MQS
SAI2	0/1	-/64	Input only, Available on module edge connector as an alternate function, not compatible with other modules
SAI3	0/1	-/64	Input only, Available on module edge connector as an alternate function, not compatible with other modules
HDMI SAI TX 0	4/0	64/-	SoC Internal connection to HDMI and DisplayPort output (4xStereo = 8 channels)
HDMI SAI RX 0	0/4	-/64	Internal connection to HDMI input (not available on module edge connector)
SAI6	1/1	64/64	Audio Mixer interface, SoC internal connection
SAI6	0/1	-/64	Audio Mixer interface, SoC internal connection

The SAI interfaces can be used as Intel® Audio Codec '97 (also known as AC'97 or AC97) or as I2S (also known as Inter-IC Sound, Integrated Interchip Sound or IIS). The interfaces can be used to connect an additional external audio codec. Please be aware that some Apalis modules may provide different codec standards such as HD Audio or just a subset of AC97 and I2S on this interface. The SAI on the Apalis iMX8 cannot be used as HD Audio interface.

Table 5-56 Digital Audio Port Signals (compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
202	DAP1_D_IN			I	Data Input to i.MX 8
196	DAP1_D_OUT			0	Data Output from i.MX 8
204	DAP1_SYNC			I/O	Field Select (Transmit Frame Sync)
200	DAP1_BIT_CLK			I/O	Serial Clock (Transmit Bit Clock)
198	DAP1_RESET#			0	Audio codec reset (regular GPO)

Some codecs need an external master reference clock. According to the Apalis standard, the module edge connector pin number 194 should be used as the master clock. However, the Apalis iMX8 does not feature master clock output on pin 194. There is an audio master clock available on



pin 215 as an alternate function of the SPDIF out signal. Using this pin means losing the compatibility with other Apalis module. In order to get a compatible solution, either an assembly option for pin 194 and 215 could be a solution or using an external oscillator instead.

For controlling the I²S codec, an additional I²C interface is required, and the generic I²C interface I2C1 is recommended for this purpose.

Table 5-57 Additional Digital Audio Port Signals (not compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
215	SPDIF1_OUT			0	Audio master clock output for external codec
223	SPI1_MISO			I	Alternate Data Input to i.MX 8
225	SPI1_MOSI			0	Alternate Data Output from i.MX 8
221	SPI1_CLK			I/O	Field Select (Receive Frame Sync)
227	SPI1_CS			I/O	Serial Clock (Receive Bit Clock)

Table 5-58 Additional Digital Audio Ports (not compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
35	SATA1_ACT#			ı	Data Input to i.MX 8
164	MMC1_CD#			I/O	Field Select (Receive Frame Sync)
198	DAP1_RESET#			I/O	Serial Clock (Receive Bit Clock)
17	GPIO8				Data Input to i.MX 8
63	TS_1			I/O	Field Select (Receive Frame Sync)
15	GPIO7			I/O	Serial Clock (Receive Bit Clock)

5.16.1 Synchronous Audio Interface used as I2S

The SAI can be used as I²S interfaces with the following features:

- Master or Slave
- Asynchronous 64x32 bit FIFO for each transmitter and receiver
- Word size from 8-bit to 32-bit

The following signals are used for the I²S interface:

Table 5-59 Synchronous Audio Interface used as Maser I2S

i.MX 8 Port Name	I ² S Signal Name (Names at Codec)	I/O (at SoC)	Description
SAIx_TXD	SDIN	0	Serial Data Output from i.MX 8
SAIx_RXD	SDOUT	I	Serial Data Input to i.MX 8
SAIx_TXFS	WS	I/O	Word Select, also known as Field Select or LRCLK
SAIx_TXC	SCK	I/O	Serial Continuous Clock



Table 5-60 Synchronous Audio Interface used as Slave I2S

i.MX 8 Port Name	l ² S Signal Name (Names at Codec)	I/O (at SoC)	Description
SAIx_RXD	SDOUT	1	Serial Data Input to i.MX 8
SAIx_TXD	SDIN	0	Serial Data Output from i.MX 8
SAIx_TXFS	WS	I/O	Word Select, also known as Field Select or LRCLK
SAIx_TXC	SCK	I/O	Serial Continuous Clock

5.16.2 Synchronous Audio Interface used as AC'97

The SAI interface can be configured as AC'97 compatible interface. The AC'97 Audio interface does not need an additional I²C for the control communication. The codec is controlled directly through the AC'97 Audio interface. The AC'97Audio codec does require a master reference clock, but instead a separate crystal/oscillator can be used. Please take care with the pin naming of some codecs. Some devices name their data input pin as SDATA_OUT and the data output pin as SDATA_IN. The names refer to the signals they should be connected to on the host, and not to the signal direction.

Table 5-61 Synchronous Audio Interface used as AC'97

i.MX 8 Port Name	I ² S Signal Name (Names at Codec)	I/O (at SoC)	Description
SAIx_RXD	SDATA_IN	I	AC'97 Audio Serial Input to i.MX 8
SAIx_TXD	SDATA_OUT	0	AC'97 Audio Serial Output from i.MX 8
SAIx_TXFS	SYNC	0	AC'97 Audio Sync
SAIx_TXC	BIT_CLK	1	AC'97 Audio Bit Clock
GPIOx	RESET#	0	AC'97 Master H/W Reset (use any GPIO)

5.17 Enhanced Serial Audio Interface (ESAI)

The ESAI provides a full-duplex serial port for communication with a variety of serial audio devices including industry-standard codecs, S/PDIF transceivers, and other DSPs. The interface is only available as an alternate function as it is not part of the Apalis module standard.

Features

- Independent (asynchronous) mode or shared (synchronous) mode of the transmitter and receiver
- Master or slave mode
- Up to 6 transmitters and up to 4 receivers
- Programmable data interface modes (I2S, LSB aligned, MSB aligned)
- Programmable word length (8, 12, 16, 20 or 24bit)
- AC97 support
- 128word FIFO shared by all transmitters
- 128word FIFO shared by all receivers



Table 5-62 ESAI Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
197	CAM1_HSYNC			I/O	TX serial bit clock
273	LCD1_G2			I/O	Frame sync for transmitters and receivers in the synchronous mode and for the transmitters only in asynchronous mode
195	CAM1_VSYNC			I/O	RX serial bit clock
271	LCD1_G1			I/O	RX frame sync signal in asynchronous mode
191	CAM1_PCLK			I/O	RX high frequency clock
177	CAM1_D5			I/O	TX data 0
179	CAM1_D4			I/O	TX data 1
181	CAM1_D3			I/O	TX data 2 or RX data 3
183	CAM1_D2			I/O	TX data 3 or RX data 2
185	CAM1_D1			I/O	TX data 4 or RX data 1
187	CAM1_D0			I/O	TX data 5 or RX data 0

5.18 S/PDIF (Sony-Philips Digital Interface I/O)

The S/PDIF interface supports both input and output of serial audio digital interface format. The input controller can digitally recover a clock from the received stream. The controller conforms to the AES/EBU IEC 60958 standard.

Features:

- Input sampling rate measurement
- CD Text
- S/PDIF receiver to S/PDIF transmitter bypass mode
- IEC 60958 consumer format
- Sampling rates from 32kHz to 192kHz

Table 5-63 S/PDIF Data Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
215	SPDIF1_OUT			0	Serial data output
217	SPDIF1_IN			I	Serial data input

5.19 Medium Quality Sound (MQS)

The medium quality sound interface can be used to generate medium quality audio via a standard GPIO. The PWM output signal does not require an external DAC or codec chip. The advantage over using the high quality analogue audio output of the on module SGTL5000 is the option to use a simple switching power amplifier circuit (Class-D amplifier).

The MQS is sourced by SAI1 with a 2 channel 16 bit 44.1 kHz or 48 kHz audio signals which is basically an I²S signal. Since this is the same SAI channel that is used by the on module audio codec, it is not possible to use MQS simultaneous with the analogue audio output. The signal to noise ratio (SNR) is expected to be no more than 20 dB for signals below 10 kHz. For signals with higher frequencies, the SNR is even worse.



Table 5-64 MQS Interface Signals (incompatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
184	SD1_CLK			0	Left MQS Channel
217	SPDIF1_IN			O	
180	SD1_CMD		0		O Disabit MOC Channel
215	SPDIF1_OUT			U	Right MQS Channel

5.20 Touch Panel Interface

The Apalis iMX8 offers a 4-wire resistive touch interface. The touch interface is implemented with a simple external circuit and makes use of the ADCs that are integrated in the i.MX 8 SoC. The external circuit allows drawing more current than the standard GPIO of the SoC would allow. This is necessary since some resistive touch panel require higher current. The standard Linux BSP contains the support of the resistive touch panel interface.

Since the ADC input pins of the i.MX 8 are only 1.8V rated, the touch interface is running on 1.8V as well.




Figure 16: External Circuit for Touch Panel Interface

Table 5-65 Touch Interface Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Remarks
315	AN1_TSPX			ı	ADC input for X+
313	ANI_ISFX			0	FET gate driver for X+
317	AN1 TSMX			I	ADC input for X-
317	ANT_TSIVIA	VIA .		0	FET gate driver for X-
319	AN1_TSPY			I	ADC input for Y+
319	ANI_ISFT			0	FET gate driver for Y+
224	ANIA TONAV			I	ADC input for Y-
321	AN1_TSMY			0	FET gate driver for Y-

If the touch panel interface is unused, leave the pins unconnected and disable the driver. Connecting the pins to ground (especially TSPX and TSPY) while having the driver still enabled could cause a short circuit if the driver turns on the high side FET.



5.21 Analogue Inputs

The Apalis module standard features four dedicated pins for analogue inputs. These analogue inputs are read by the ADCs that are located in the i.MX 8 SoC. The SoC features one ADC with totally up to eight channels that are available at the module edge connector. Only four of these eight channels are compatible with other Apalis modules, the other four channels are located on the touch interface pins. If the transistor drivers are disabled, these inputs can also be used.

Pay attention, the input voltage range is only 1.8V and not 3.3V as on other Apalis modules. On the module, there are 10k series resistors placed in the ADC lines (not on the touch interface pins) in order to protect the SoC input.

Features

- 12-bit ADC
- Linear successive approximation algorithm
- 0 to 1.8V (full scale)
- DMA support
- Trigger detection
- Automatic compare for less-than, greater-than, within rage, or out-of range with "store on true" and "repeat until true" option
- Interrupt support

Table 5-66 Analogue Inputs Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Remarks
305	AN1_ADC0			I	Dedicated ADC input
307	AN1_ADC1			1	Dedicated ADC input
309	AN1_ADC2			I	Dedicated ADC input
311	AN1_TSWIP_ADC3			ı	Dedicated ADC input

Table 5-67 Additional Analogue Inputs Pins (not compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Remarks
315	AN1_TSPX			1	ADC input (primary used as touch interface)
317	AN1_TSMX			I	ADC input (primary used as touch interface)
319	AN1_TSPY			I	ADC input (primary used as touch interface)
321	AN1_TSMY			I	ADC input (primary used as touch interface)

5.22 Camera Interface

Even though the Apalis module standard reserves dedicated pins for parallel camera inputs, the Apalis iMX8 module does not feature such an interface. Nevertheless, the Apalis iMX8 features up to two MIPI/CSI-2 compatible camera inputs. The interfaces use the MIPI D-PHY as physical layer.

The CSI signals are located in the type-specific area of the Apalis specifications. This means that it is not guaranteed that other Apalis modules will be compatible with this interface. If you are planning to use the CSI interface, please be aware that other modules may not be compatible with your carrier board.

Features

Scalable data lane support, 1 to 4 Data Lanes



- Up to 1.5Gbps per lane, providing 4K30 capability for the 4 lanes
- Supports 10Mbps data rate in low power modes
- Implements all three CSI-2 MIPI layers (pixel to byte backing, low level protocol, and lane management)
- Unidirectional master operation supported

As the CSI is a high-speed interface, some additional layout requirements need to be followed on the carrier board. These requirements are not defined in the Apalis Carrier Board Design Guide as this interface is type specific. Please find the according information in the table below.

Table 5-68 CSI Signal Routing Requirements

Parameter	Requirement				
Max Frequency	750MHz (1.5GT/S per data lane)				
Configuration/Device Organisation	1 load				
Reference Plane	GND or PWR (if PWR, add 10nF stitching capacitors between PWR and GND on both sides of the connection for the return current)				
Trace Impedance	90Ω ±15% differential; 50Ω ±15% single ended				
Max Intra-Pair Skew	<1ps ≈150µm				
Max Trace Length Skew between clock and data lanes	<10ps ≈1.5mm				
Max Trace Length from Module Connector	200mm				

Table 5-69 CSI interface signals

163 TS_DIFF18+ I CSI interface 1 clock 161 TS_DIFF18- I CSI interface 1 clock 157 TS_DIFF17+ I/O CSI interface 1 data lane 1 155 TS_DIFF16- I CSI interface 1 data lane 2 149 TS_DIFF16- I CSI interface 1 data lane 2 145 TS_DIFF15- I CSI interface 1 data lane 3 139 TS_DIFF15- I CSI interface 1 data lane 4 137 TS_DIFF14- I CSI interface 1 data lane 4 127 TS_DIFF12- I CSI interface 3 clock 121 TS_DIFF12- I CSI interface 3 data lane 1 119 TS_DIFF10- I CSI interface 3 data lane 2 113 TS_DIFF10- I CSI interface 3 data lane 2 109 TS_DIFF9- I CSI interface 3 data lane 3 103 TS_DIFF8- I CSI interface 3 data lane 4 101 TS_DIFF8- I CSI interface 3 data lane 4	X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	CSI Signal Name	I/O	Description
161 TS_DIFF18- I 157 TS_DIFF17+ I/O 155 TS_DIFF16- I/O 151 TS_DIFF16+ I 149 TS_DIFF16- I 145 TS_DIFF16- I 145 TS_DIFF15- I 143 TS_DIFF15- I 139 TS_DIFF14- I 137 TS_DIFF14- I 127 TS_DIFF12- I 125 TS_DIFF12- I 121 TS_DIFF12- I 121 TS_DIFF11- I/O 115 TS_DIFF10- I 116 TS_DIFF10- I 117 TS_DIFF9- I 100 TS_DIFF9- I 101 TS_DIFF8- I 102 CSI interface 3 data lane 3 103 TS_DIFF8- I 105 Interface 3 data lane 4	163	TS_DIFF18+			1	CSI interface 1 clock
155 TS_DIFF17-	161	TS_DIFF18-			I	CSI Interface 1 Clock
155 TS_DIFF17- I/O 151 TS_DIFF16+ I 149 TS_DIFF16- I 145 TS_DIFF15+ I 143 TS_DIFF15- I 139 TS_DIFF16- I 139 TS_DIFF14+ I 137 TS_DIFF14- I 127 TS_DIFF12+ I 125 TS_DIFF12- I 121 TS_DIFF11+ I/O 119 TS_DIFF10- I 115 TS_DIFF10- I 113 TS_DIFF9- I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4	157	TS_DIFF17+			I/O	CSI interfece 1 data lane 1
TS_DIFF16-	155	TS_DIFF17-			I/O	CSI interface i data farie i
149 TS_DIFF16- I 145 TS_DIFF15+ I 143 TS_DIFF15- I 139 TS_DIFF14+ I 137 TS_DIFF14- I 127 TS_DIFF12+ I 125 TS_DIFF12- I 121 TS_DIFF11+ I/O 119 TS_DIFF11- I/O 115 TS_DIFF10- I 113 TS_DIFF10- I 109 TS_DIFF9+ I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4	151	TS_DIFF16+			1	CSI interface 1 data lane 2
143 TS_DIFF15- I CSI interface 1 data lane 3 139	149	TS_DIFF16-			1	CSI Interface i data farie 2
143 TS_DIFF15- I 139 TS_DIFF14+ I 137 TS_DIFF14- I 127 TS_DIFF12+ I 125 TS_DIFF12- I 121 TS_DIFF11+ I/O 119 TS_DIFF11- I/O 115 TS_DIFF10+ I 113 TS_DIFF10- I 109 TS_DIFF9+ I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4	145	TS_DIFF15+			1	CSI interface 1 data lane 3
137 TS_DIFF14- 1 CSI interface 1 data lane 4 127 TS_DIFF12+ 1 CSI interface 3 clock 125 TS_DIFF12- 1 CSI interface 3 data lane 1 121 TS_DIFF11+ I/O CSI interface 3 data lane 1 125 TS_DIFF11- I/O CSI interface 3 data lane 2 126 TS_DIFF10- I CSI interface 3 data lane 2 127 TS_DIFF10- I CSI interface 3 data lane 3 128 TS_DIFF9- I CSI interface 3 data lane 3 129 TS_DIFF9- I CSI interface 3 data lane 4 120 TS_DIFF8- I CSI interface 3 data lane 4 120 TS_DIFF8- I CSI interface 3 data lane 4 121 TS_DIFF8- I CSI interface 3 data lane 4 122 TS_DIFF8- I CSI interface 3 data lane 4 123 TS_DIFF8- I CSI interface 3 data lane 4 124 TS_DIFF8- I CSI interface 3 data lane 4 125 TS_DIFF8- I CSI interface 3 data lane 4 126 TS_DIFF8- I CSI interface 3 data lane 4 126 TS_DIFF8- I CSI interface 3 data lane 4 127 TS_DIFF8- I CSI interface 3 data lane 4 127 TS_DIFF8- I CSI interface 3 data lane 4 128 TS_DIFF8- I CSI interface 3 data lane 4 129 TS_DIFF8- TS_DIFF8-	143	TS_DIFF15-			I	Confinence i data fane o
137 TS_DIFF14- 1	139	TS_DIFF14+			1	CSI interfece 1 data lane 4
125 TS_DIFF12- 1	137	TS_DIFF14-			I	CSI interface i data farie 4
125 TS_DIFF12- I 121 TS_DIFF11+ I/O 119 TS_DIFF11- I/O 115 TS_DIFF10+ I 113 TS_DIFF10- I 109 TS_DIFF9+ I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4 CSI interface 3 data lane 4	127	TS_DIFF12+			1	CSI interface 3 clock
119 TS_DIFF11-	125	TS_DIFF12-			I	CSI IIITEITAGE 3 CIOCK
119 TS_DIFF11- I/O 115 TS_DIFF10+ I 113 TS_DIFF10- I 109 TS_DIFF9+ I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4 CSI interface 3 data lane 4	121	TS_DIFF11+			I/O	CSI interface 3 data lane 1
113 TS_DIFF10- I 109 TS_DIFF9+ I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 3 CSI interface 3 data lane 4	119	TS_DIFF11-			I/O	Con interface o data faire i
113 TS_DIFF10- I 109 TS_DIFF9+ I 107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4	115	TS_DIFF10+			1	CSI interface 3 data lane 2
107 TS_DIFF9- I CSI interface 3 data lane 3 103 TS_DIFF8+ I CSI interface 3 data lane 4	113	TS_DIFF10-			I	CSI IIITETIACE 3 data laite 2
107 TS_DIFF9- I 103 TS_DIFF8+ I CSI interface 3 data lane 4	109	TS_DIFF9+			1	CSI interface 3 data lane 3
CSI interface 3 data lane 4	107	TS_DIFF9-			I	Our internace 3 data rarie 3
	103	TS_DIFF8+			1	CSI interface 3 data lane 4
	101	TS_DIFF8-			I	Our interrace 3 data rarie 4



Some cameras require an external master reference clock. According to the Apalis standard, the module edge connector pin number 193 should be used as master clock. However, the Apalis iMX8 does not feature master clock output on pin 193. An external oscillator could be used instead.

Table 5-70 Additional Camera Interface Signals (Apalis Standard)

X1 Pin#	Apalis Signal Name	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
201	I2C3_SDA (CAM)			I/O	Camera control I ² C
203	I2C3_SCL (CAM)			0	Camera control I ² C

5.23 Clock Output

The Apalis standard reserves two pins (193 and 194) as reference clock outputs for an external audio codec or camera sensor. However, the Apalis iMX8 does not feature clock outputs on these two pins. There is an audio master clock output available on pin 215 as alternate function of the SPDIF output signal.

Table 5-71 Audio Master Clock Output (not compatible with other modules)

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
215	SPDIF1_OUT			0	Audio master clock output for external codec

The PCIe interface requires a 100MHz reference clock for all the peripherals and switches. The Apalis standard defines one differential pair for the reference clock. Zero delay clock buffers can be used if more than one reference clock sink is present on the carrier board. The reference clock is generated by a separate PCIe clock generator that meets the specifications for Gen3 PCIe.

Table 5-72 PCIe Reference clock Signals

X1 Pin#	Apalis Signal Name	DSC557-03 Ball Name	I/O	Description
55	PCIE1_CLK+	CLK1+	0	100MHz Reference clock differential pair.
53	PCIE1_CLK-	CLK1-	0	TOUNINZ Reference clock differential pair.

5.24 Keypad

The i.MX 8 SoC would feature a dedicated keypad interface. Some of the are located as alternate functions of the ADC and touch interface pins. These pins are only 1.8V rated. Other pins of the dedicated keypad interface are having 3.3V logic level. Therefore, it is not recommended to use the dedicated keypad interface. However, you can use any free GPIOs to realize a matrix keypad interface.

5.25 Controller Area Network (CAN)

The i.MX 8 SoC features a total of three Flexible Controller Area Network (FlexCAN) interfaces. Two of these three FlexCAN interfaces are available on the Apalis standard pins. The third one is available as alternate functions of GPIO pins. The CAN protocol complies with the CAN 2.0B specification and ISO11898-1 standard. It supports both standard and extended message frames.



Features

- Bit rate up to 1Mb/s
- Standard and extended data frames
- Content-related addressing
- Flexible mailboxes of zero to eight bytes data length (configurable as RX or TX)
- Powerful Rx FIFO ID filtering
- Listen-only mode
- Loop-back mode
- Timestamp based on 16-bit free running timer
- Low power modes, wake up on bus activity
- Maskable interrupts

Table 5-73 CAN Signal Pins

X1 Pin#	Apalis Signal Name	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
14	CAN1_TX			0	CAN port 1 transmit pin
12	CAN1_RX			I	CAN port 1 receive pin
18	CAN2_TX			0	CAN port 2 transmit pin
16	CAN2_RX			I	CAN port 2 receive pin

Table 5-74 Additional CAN interface (not compatible with other modules)

X1 Pin#	Apalis Signal Name	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
13	GPIO6			0	CAN port 3 transmit pin
11	GPIO5			1	CAN port 3 receive pin

5.26 Media Local Bus (MLB150)

The Media Local Bus is predominantly used in automotive for high-bandwidth audio video and control information transport. MLB is a standardized on-PCB, inter-chip communication bus for MOST (Media Oriented Systems Transport) based devices. As MLB is not part of the Apalis module specifications, the interface is not compatible with other Apalis modules. The i.MX 8 SoC features a 3-pin (single-ended) and a 6-pin (differential pair) interface for the MLB. However, only the single ended 3-pin variant is available on the module edge connector. The MLB interface might not be supported by the standard Toradex BSP.

Table 5-75 MLB Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
63	TS_1			I	Single ended clock
17	GPIO8			I/O	Single ended data
15	GPIO7			I/O	Single ended signal

5.27 Quad Serial Peripheral Interface (QuadSPI, QSPI)

The Quad Serial Peripheral Interface is an SPI interface with four bidirectional data lines instead of one transmit and one receive data line. The interface is mainly used for connecting to flash devices. The QuadSPI is incompatible with the Apalis family. The pins are located on the module edge connector as secondary functions.



Table 5-76 QSPI Signal Pins

X1 Pin#	Apalis Std Function	i.MX 8 Ball Name	i. MX 8 Function	I/O	Description
295	LCD1_B4			0	Chip Select 0
299	LCD1_B6			0	Chip Select 1, used to select second instance of QuadSPI device (dual die flash require CS0 and CS1)
301	LCD1_B7			0	Serial Clock
287	LCD1_B0			I/O	Serial I/O for command, address, and data
289	LCD1_B1			I/O	Serial I/O for command, address, and data
291	LCD1_B2			I/O	Serial I/O for command, address, and data
293	LCD1_B3			I/O	Serial I/O for command, address, and data
297	LCD1_B5			I	Data Strobe signal, required on some high speed DDR devices

5.28 JTAG

The JTAG interface is not normally required for software development with the Apalis iMX8. There is always the possibility of reprogramming the module using the Recovery Mode over USB. To flash the module in recovery mode and for debug reasons, it is strongly recommended that the USBO1 interface is accessible even if not needed in the production system. Additionally, UART1 should also be accessible.

The JTAG interface is located as test points on the bottom side of the module. The location is standardised by the Apalis specification. Please be aware, the reference voltage for the interface is 1.8V. The RTCK signal is not provided by the SoC. The pad is left unconnected on the module. Do not connect the other test pad. They are used during production testing for validating the power supply.




Figure 17 JTAG test point location on bottom side of module



6. Recovery Mode

The recovery mode (USB serial loader) can be used to download new software to the Apalis iMX8 even if the bootloader is no longer capable of booting the module. In the normal development process, this mode is not needed. When the module is in the recovery mode, the USBO1 interface is used to connect it to a host computer. You will find additional information at our Developer Center (http://developer.toradex.com).

In order to enter recovery mode, the recovery mode pads need to be shorted during the initial power on (cold boot) of the module. Figure 18 shows the location of the pads that need to be shorted for entering the recovery mode.

It is also possible to enter the recovery mode by pulling \mathbf{up} pin 63 of the module edge connector (TS_1) with a $1k\Omega$ resistor while booting. This pin is located in the type-specific area. It is not guaranteed that other Apalis modules will be able to be placed into recovery mode in the same way.




Figure 18 Location of recovery mode pads




Figure 19: Recovery Mode Glue Logic



7. Known Issues

Up-to-date information about all known hardware issues can be found in the errata document which can be downloaded on our website at:

https://developer.toradex.com/products/apalis-som-family/modules/apalis-imx8#errata





8. Technical Specifications

8.1 Absolute Maximum Ratings

Table 8-1 Absolute Maximum Ratings

Symbol	Description	Min	Max	Unit
Vmax_VCC	Main power supply	-0.3	3.6	V
Vmax_AVCC	Analogue power supply	-0.3	3.6	V
Vmax_VCC_BACKUP	RTC power supply	-0.3	4.3	V
Vmax_IO_3.3V	SoC IO pins with 3.3V logic level	-0.3	3.6	V
Vmax_AN1	ADC and touch analogue input	-0.5	2.1	V
Vmax USBO1_VBUS	Input voltage at USBO1_VBUS	-0.3	5.5	V

8.2 Recommended Operation Conditions

Table 8-2 Recommended Operation Conditions

Symbol	Description	Min	Typical	Max	Unit
VCC	Main power supply	3.135	3.3	3.465	V
AVCC	Analogue power supply	3.0	3.3	3.465	V
VCC_BACKUP	RTC power supply	2.5	3.3	3.6	V

8.3 Electrical Characteristics

Table 8-3 Typical Power Consumption

IDD_IDLCPU IdleTBDAIDD_HIGHCPUMaximal CPU Load, 3D-graphic testTBDAIDD_HDFull HD Video on HDMI (h.264 decoding, CPU full load)TBDAIDD_SUSPENDModule in Suspend StateTBDmA	Symbol	Description (VCC = 3.3V)	Typical	Unit
IDD_HD Full HD Video on HDMI (h.264 decoding, CPU full load) TBD A	IDD_IDL	CPU Idle	TBD	Α
	IDD_HIGHCPU	Maximal CPU Load, 3D-graphic test	TBD	Α
IDD_SUSPEND Module in Suspend State TBD mA	IDD_HD	Full HD Video on HDMI (h.264 decoding, CPU full load)	TBD	Α
	IDD_SUSPEND	Module in Suspend State	TBD	mA
$IDD_BACKUP \qquad Current \ consumption \ of \ internal \ RTC \qquad \qquad TBD \qquad \mu A$	IDD_BACKUP	Current consumption of internal RTC	TBD	μΑ

These typical values are just for indication. The actual consumption varies between different modules and is temperature dependent. The current consumption can be higher than IDD_HIGHCPU, depending on the load of the GPU and the temperature.

8.4 Power Ramp-Up Time Requirements

The carrier board needs to follow the power supply ramp-up requirements of the Apalis module. This specification can be found in the Apalis Carrier Board Design Guide.



8.5 Mechanical Characteristics




Figure 20 Mechanical dimensions of the Apalis module (top view)

Tolerance for all measures: +/- 0.1mm




Figure 21 Mechanical position of i.MX 8 SoC (top view)
Tolerance for all measures: +/- 0.1mm

8.5.1 Sockets for the Apalis Modules

The Apalis module uses the MXM3 (Mobile PCI-Express Module) edge connector. This connector is available from different manufacturers in different board-to-board stacking heights from 2.3mm to 11.1mm. Toradex recommends using the JAE MM70-314-310B1 which has a board-to-board height of 3.0mm. This stacking height allows using the MXM SnapLock system for easy fixing of the module to the carrier board.



A list of other MXM3 connector manufacturers is given below:

Aces Connectors: http://www.acesconn.com/
JAE (MM70 Series) http://ige-connectors.com/
SpeedTech http://www.speedtech.com.tw/

8.6 Thermal Specification

The Apalis iMX8 incorporates DVFS (Dynamic Voltage and Frequency Scaling) and Thermal Throttling which enables the system to continuously adjust the operating frequency and voltage in response to the changes in workload and temperature. The i.MX 8 SoC features DVFS on each of the CPU cluster independently, as well as independently on each of the two GPUs. This allows the Apalis iMX8 to deliver higher performance at lower average power consumption compared to other solutions. The big/LITTLE architecture with the two Cortex A72 (high speed) and four Cortex A53 (low power consumption) allows to optimize the workload for the lowest possible power consumption.

The Apalis iMX8 modules come with embedded temperature sensors. The sensors are measuring the die (junction) temperature and are used for determining whether the cores need to be throttled in order to prevent overheating. In the event that the temperature of the i.MX 8 reaches the maximum permitted temperature limit, the system will automatically shut down.

Here are some general considerations for you to follow:

- It is generally advised to use a heat sink on the Apalis iMX8
- If you need the full CPU/Graphics performance over a long period of time, we recommend well designing the whole heat dissipation solution of the system.
- Toradex provides a heatsink for the Apalis iMX8. This solution can be used passively as well as in combination with a fan. More information can be found here: http://developer.toradex.com/products/apalis-heatsink
- If you only use the peak performance for a short time period, heat dissipation is less of a
 problem because the advanced power management reduces power consumption when full
 performance is not required.
- A lower die temperature will also lower the power consumption due to smaller leakage currents in idle. A die temperature increase from 25°C to 125°C will increase the leakage by a factor of 10
- The leakage of a single A72 core is roughly 4 times higher than a single A53. Therefore, the operating system should turn off the A72 cores in light load situations

In general, the more effective the thermal solution is, the more performance you can get out of the Apalis iMX8 Module.

Table 8-4 1.1 Thermal Specification Apalis iMX8QM 4GB WB IT

Description	Min	Тур	Max	Unit
Operating temperature range	-40 ³		85 ¹	°C
Storage Temperature (eMMC flash memory is the limiting device)	-40		85	°C
Junction temperature SoC	-40		125	°C
Thermal Resistance Junction-to-Ambient, i.MX 8QM only. $(R_{\theta JA})^2$	11.7		°C/W	
Thermal Resistance Junction-to-Top of i.MX 8QM chip case. $(R_{\theta JCtop})^2$	0.28		°C/W	

¹ Depending on cooling solution.

² A High K JEDEC four-layer Board as defined by JEDEC Standard JESD51-3, board mounted horizontal, natural convection.

³ The Wi-Fi module is currently only validated from -30°C to 85°C. Validation down to -40°C is pending. The rest of the components are rated for the complete -40°C to 85°C temperature range.



Table 8-5 1.1 Thermal Specification Apalis iMX8QM 4GB IT

Description	Min	Тур	Max	Unit
Operating temperature range	-40 ³		85¹	°C
Storage Temperature (eMMC flash memory is the limiting device)	-40		85	°C
Junction temperature SoC	-40		125	°C
Thermal Resistance Junction-to-Ambient, i.MX 8QM only. $(R_{\theta JA})^2$	11.7		°C/W	
Thermal Resistance Junction-to-Top of i.MX 8QM chip case. $(R_{\text{\thetaJCtop}})^2$	0.28			°C/W

¹ Depending on cooling solution.

Table 8-6 1.1 Thermal Specification Apalis iMX8QP 2GB WB

Description	Min Typ	Max	Unit
Operating temperature range	-25 ³	85¹	°C
Storage Temperature (eMMC flash memory is the limiting device)	-40	85	°C
Junction temperature SoC	-40	125	°C
Thermal Resistance Junction-to-Ambient, i.MX 8QP only. $(R_{\mbox{\tiny 8JA}})^2$	11.7		°C/W
Thermal Resistance Junction-to-Top of i.MX 8QP chip case. $(R_{\text{8JCtop}})^2$	0.28		°C/W

¹ Depending on cooling solution.

Table 8-7 1.1 Thermal Specification Apalis iMX8QP 2GB

Description	Min	Тур Ма	ax Unit
Operating temperature range	-25 ³	85	¹ °C
Storage Temperature (eMMC flash memory is the limiting device)	-40	85	°C
Junction temperature SoC	-40	12	5 °C
Thermal Resistance Junction-to-Ambient, i.MX 8QP only. $(R_{\theta JA})^2$	11.7		°C/W
Thermal Resistance Junction-to-Top of i.MX 8QP chip case. $(R_{\mbox{\scriptsize BJCtop}})^2$	0.28		°C/W

¹ Depending on cooling solution.

8.7 Product Compliance

Up-to-date information about product compliance such as RoHS, CE, UL-94, Conflict Mineral, REACH etc. can be found on our website at: http://www.toradex.com/support/product-compliance

² A High K JEDEC four-layer Board as defined by JEDEC Standard JESD51-3, board mounted horizontal, natural convection.

³ All components are rated to run until -40°C.

² A High K JEDEC four-layer Board as defined by JEDEC Standard JESD51-3, board mounted horizontal, natural convection.

³ The LPDDR4 RAM is limiting the minimum operating temperature. The rest of the components are capable to run until -40°C, except for the Wi-Fi module which limits to -30°C.

² A High K JEDEC four-layer Board as defined by JEDEC Standard JESD51-3, board mounted horizontal, natural convection.

³ The LPDDR4 RAM is limiting the minimum operating temperature. The rest of the components are capable to run until -40°C





DISCLAIMER:

Copyright © Toradex AG. All rights reserved. All data is for information purposes only and not guaranteed for legal purposes. Information has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies.

Brand and product names are trademarks or registered trademarks of their respective owners. Specifications are subject to change without notice.