




1	2	3	4	5	6	7	8																										
<div>Hardware Architecture</div> <div>Hardware Architecture.SchDoc</div> <div></div> <div>REVISION HISTORY</div> <div>1. Design Revision V1.0 : Preliminary design. Date: 23th July 2013</div> <div>2. Design Revision V1.0 : - Added revision history schematic page. Updated schematic page template. Date: 15th March 2016</div> <div>3. Design Revision V2.0 : - T30TS_Mezzanine.SchDoc: Updated connection from mezzanine connector X1 - T30TS_Mezzanine_CSI.SchDoc: Added new MIPI CSI connectors X3 and X4 - T30TS_Mezzanine_DSI.SchDoc: Added new MIPI DSI connector X5 Date: 08th November 2017</div> <div>IF IN DOUBT ASK</div>								A																									
								B																									
								C																									
								D																									
<div><div><div></div><div>Toradex</div><div>Swiss. Embedded. Computing.</div></div><div><table><tr><td colspan="3">Title: Apalis T30 TS Mezzanine</td><td colspan="2">Toradex AG</td></tr><tr><td>Size: A3</td><td>Number:1.</td><td>Revision:V2.0</td><td colspan="2">Altsagenstrasse 5</td></tr><tr><td>Date: 23-03-2018</td><td>Time: 16:30:26</td><td>Sheet 1 of 6</td><td colspan="2">Horw</td></tr><tr><td colspan="3">File: Revision_History.SchDoc</td><td colspan="2">6048</td></tr><tr><td colspan="3"></td><td colspan="2">Switzerland</td></tr></table></div></div>								Title: Apalis T30 TS Mezzanine			Toradex AG		Size: A3	Number:1.	Revision:V2.0	Altsagenstrasse 5		Date: 23-03-2018	Time: 16:30:26	Sheet 1 of 6	Horw		File: Revision_History.SchDoc			6048					Switzerland		D
Title: Apalis T30 TS Mezzanine			Toradex AG																														
Size: A3	Number:1.	Revision:V2.0	Altsagenstrasse 5																														
Date: 23-03-2018	Time: 16:30:26	Sheet 1 of 6	Horw																														
File: Revision_History.SchDoc			6048																														
			Switzerland																														
1	2	3	4	5	6	7	8																										






Note 1:
On Apalis Mezzanine, track impedance used on few of the interfaces are not matched as per interface standard because the mezzanine is designed to be used with Apalis Evaluation Board for testing and evaluation purpose.

While designing custom carrier board, customers are advised to follow interface specific design standards. Please refer Apalis Carrier Board design guide for more details.



Swiss. Embedded. Computing.


Title Apalis T30 TS Mezzanine			Toradex AG Allsagenstrasse 5 Horw 6048 Switzerland
Size: A3	Number: 3.	Revision: V2.0	
Date: 23-03-2018	Time: 16:30:26	Sheet 3 of 6	
File: T30TS_Mezzanine.SchDoc			



Note 2:
 Apalis T30 computer-on-module features 2 x Dual-lane OR 1x Quad-lane MIPI CSI interface. MIPI CSI signals CSI_2_DATA1_N/P and CSI_2_DATA2_N/P are shared between connectors X3 and X4.
 Please refer to the assembly options below:
 Use 1x Quad-lane MIPI-CSI Interface : assemble resistors R15, R16, R17, R18 and disassemble resistors R25, R26, R27, R28.
 Use 2x Dual-lane MIPI-CSI Interface (default assembly) : assemble resistors R25, R26, R27, R28 and disassemble resistors R15, R16, R17, R18.
 Please refer Apalis T30 datasheet for more details.



Title Apalis T30 TS Mezzanine			Toradex AG Altsägenstrasse 5 Horw 6048 Switzerland	
Size: A3	Number: 4	Revision: V2.0		
Date: 23-03-2018	Time: 16:30:26	Sheet 4 of 6		
File: T30TS_Mezzanine_CSI_SchDoc				



Title <i>Apalis T30 TS Mezzanine</i>			<i>Toradex AG</i> <i>Altsagenstrasse 5</i>	
Size: <i>A3</i>	Number: <i>5.</i>	Revision: <i>V2.0</i>	<i>Horw</i> <i>6048</i>	
Date: <i>23-03-2018</i>	Time: <i>16:30:26</i>	Sheet <i>5</i> of <i>6</i>	<i>Switzerland</i>	
File: <i>T30TS Mezzanine DSI.SchDoc</i>				

