

MARVEL

Marvell[®] PXA3xx Processor Family

Vol.IV: Serial Controller Configuration Developers Manual

PXA30x Processor (88AP300, 88AP301, 88AP302, 88AP303) PXA31x Processor (88AP310, 88AP311, 88AP312) PXA320 Processor (88AP320, 88AP322)

Doc. No. MV-S301374-04, Revision 2.0 Version -

April 6, 2009 Released



Document Conventions

	Note: Provides related information or information of special importance.
ļ	Caution: Indicates potential damage to hardware or software, or loss of data.
Ţ	Warning: Indicates a risk of personal injury.
Docume	nt Status
Draft	For internal use. This document has not passed a complete technical review cycle and ECN signoff

Draft	For internal use. This document has not passed a complete technical review cycle and ECN signoff process.
Preliminary Tapeout (Advance)	This document contains design specifications for a product in its initial stage of design and development. A revision of this document or supplementary information may be published at a later date. Marvell may make changes to these specifications at any time without notice. Contact Marvell Field Application Engineers for more information.
Preliminary Information	This document contains preliminary specifications. A revision of this document or supplementary information may be published at a later date. Marvell may make changes to these specifications at any time without notice Contact Marvell Field Application Engineers for more information.
Complete Information	This document contains specifications for a product in its final qualification stages. Marvell may make changes to these specifications at any time without notice. Contact Marvell Field Application Engineers for more information.
Milestone Ir Draft = 0.xx Advance = Preliminary	Idicator: X.YZ Mork in Progress Indicator 1.xx = 2.xx Various Revisions Indicator
Doc Status:	Technical Publication: 0.xx

For more information, visit our website at: www.marvell.com

Disclaimer

- No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document. Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use Marvell products in these types of equipment or applications.
- With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:
- 1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;
- 2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are controlled for national security reasons by the EAR; and,
- 3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons by the EAR, or is subject to controls under the U.S. Munitions List ("USML").
- At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any such information.
- Copyright © 2009. Marvell International Ltd. All rights reserved. Marvell, the Marvell logo, Moving Forward Faster, Alaska, Fastwriter, Datacom Systems on Silicon, Libertas, Link Street, NetGX, PHYAdvantage, Prestera, Raising The Technology Bar, The Technology Within, Virtual Cable Tester, and Yukon are registered trademarks of Marvell. Ants, AnyVoltage, Discovery, DSP Switcher, Feroceon, GalNet, GalTis, Horizon, Marvell Makes It All Possible, RADLAN, UniMAC, and VCT are trademarks of Marvell. Intel XScale® is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries. All other trademarks are the property of their respective owners.

Contents

1	Unive	rsal Serial Bus Device Controller	25	
1.1	PXA3x	x Processor Differences	25	
1.2	Features			
1.3	Signals		26	
14	UDC Architecture			
	1.4.1	Peripheral Bus Interface and Control/Status Registers		
		1.4.1.1 Endpoint 0		
		1.4.2.1 Endpoints A through X	31	
	1.4.3	Endpoint Memory Configuration	34	
		1.4.3.1 DMA Access to Endpoint Memory		
		1.4.3.2 USB Configurations and Interfaces	40	
		1.4.3.3 Example Endpoint Configuration		
	1.4.4	UDC Device Requests		
	1.4.5	Endpoint Configuration		
	1.4.6	Cable Attach and Detach		
	1.4.7	Suspend and Resume		
	1.4.8	USB On-The-Go Operation		
		1.4.8.1 UDC UTG SET_FEATURE Commands		
		1.4.8.2 Interface to External Charge Pump Device		
		1.4.8.4 Interface to External USB Transceiver		
		1485 OTG ID		
	1.4.9	Low-Power Modes		
		1.4.9.1 S0/D1/C2 and S0/D2/C2 Low-Power Modes		
		1.4.9.2 S2/D3/C4 Low-Power Mode	53	
1.5	Registe	ITS		
	1.5.1	UDC Control Register (UDCCR)		
	1.5.2	UDC Interrupt Control Registers (UDCICR0, UDCICR1, and UDCOTGICR)	62	
		1.5.2.1 UDC Interrupt Control Register 0 (UDCICR0)	65	
		1.5.2.2 UDC Interrupt Control Register 1(UDCICR1)	67	
		1.5.2.3 UDC OTG Interrupt Control Register (UDCOTGICR)	69	
	1.5.3	UDC Interrupt Status Registers (UDCISR0, UDCISR1, and UDCOTGISR)	71	
		1.5.3.1 UDC Interrupt Status Register 0 (UDCISR0)	72	
		1.5.3.2 UDC Interrupt Status Register 1(UDCISR1)	74	
		1.5.3.3 UDC OTG Interrupt Status Register (UDCOTGISR)		
	1.5.4	UDC Frame Number Register (UDCFNR)		
	1.5.5	USB Port 2 Output Control Register (UP2OCR)		
	156	1.5.5.1 USB Host Controller Single-Ended Output Select		
	1.5.0	USB Port 3 Output Control Register (UP3OCR)	83	
	1.5.7	UDC Endpoints A_X Control Status Registers (UDCCSR0)		
	1.5.0	LIDC Byte Count Registers (LIDCBCR0 and LIDCBCRA-LIDCBCRX)	98	
	1.5.3	LIDC Endpoint Data Registers (LIDCDR0 and LIDCDRA–LIDCDRX)		
	1.5.11	UDC Endpoint A–X Configuration Registers (UDCCRA–UDCCRX)		
2	Unive	rsal Serial Bus 2.0 Device Controller	103	
2.1	PXA3x	x Processor Differences	103	
<u>-</u>	Epoturo		102	
<u> </u>				
2.3	Limitati	ons	104	



2.4	Overvie	ЭW	104
2.5	PXA32	x Processor and PXA30x Processor UTMI Signal Descriptions	106
2.6	PXA31	x Processor ULPI Signal Descriptions	108
2.7	Operat	ion	108
	2.7.1	System Bus Interface	108
	2.7.2	DMA Controller	109
		2.7.2.1 U2DMA Operation	109
		2.7.2.2 DMA Descriptors	114
		2.7.2.3 Transferring Data	117
		2.7.2.4 Programming Tips	119
		2.7.2.5 How DMA Handles Trailing Bytes	120
		2.7.2.6 Quick Reference to DMA Programming	121
		2.7.2.7 Examples	123
	2.7.3	Endpoint Memory Configurations	124
		2.7.3.1 PXA32x Processor and PXA30x Processor Memory Configurations	124
		2.7.3.2 PXA31x Processor Memory Configurations	124
		2.7.3.3 FIFO Memory Allocation	124
		2.7.3.4 FIFO Organization and Data Ordering	128
		2.7.3.5 Access via DMA	130
		2.7.3.6 USB Configurations and Interfaces	131
		2.7.3.7 USB Configuration and Interface Changes	132
		2.7.3.8 USB Configuration Example	133
		2.7.3.9 Configuring the Endpoints	134
	2.7.4	PXA32x processor and PXA30x processor Cable Attach and Detach	138
	2.7.5	Suspend and Resume	139
		2.7.5.1 Low Power Mode Operation	139
	2.7.6	Initialization of U2DC through Software	140
		2.7.6.1 Programming for Low Power Mode Setup	142
2.8	PXA31	x Processor USB On-The-Go Operation	142
	2.8.1	OTG Overview	143
	2.8.2	OTG Configuration	144
		2.8.2.1 OTG Device (HS/FS)	145
		2.8.2.2 OTG Host (HS/FS)	145
	2.8.3	Off-Chip ULPI OTG PHY Operation	146
	2.8.4	ULPI Operation Modes	146
		2.8.4.1 Synchronous (ULPI) Mode	146
		2.8.4.2 Serial Mode	
		2.8.4.3 Low-Power Mode	
	2.8.5	ULPI Power States	
	2.8.6	OIG Interrupts	
	2.8.7	U2DC U1G Set_Feature Commands	
	2.8.8		
	2.8.9	Session Request Protocol (SRP)	151
2.9	PXA31	x Processor Carkit Mode (Transparent UART mode)	152
	2.9.1	UART Requirements for Carkit Mode	152
	2.9.2	Carkit Operation using a Standalone Carkit IC	152
	2.9.3	Carkit Operation using a Carkit-enabled ULPI PHY	152
	2.9.4	Steps to Enable/Disable Carkit Mode with Carkit-enabled ULPI PHY	153
2.10	Registe	er Descriptions	154

2.11	Register	r Summary	154
	2.11.1	U2DC Control Register (U2DCR)	167
	2.11.2	U2DC Interrupt Control Register (U2DICR)	174
	2.11.3	U2DC Interrupt Control Register 2 (U2DICR2) (PXA31x Processor Only)	177
	2.11.4	U2DC Interrupt Status Register (U2DISR)	178
	2.11.5	U2DC Interrupt Status Register 2 (U2DISR2) (PXA31x Processor)	182
	2.11.6	U2DC Frame Number Register (U2DFNR).	182
	2.11.7	U2DC OTG Control Register (U2DOTGCR) (PXA31x Processor Only)	183
	2.11.8	U2DC OTG Interrupt Control/Enable Register (U2DOTGICR) (PXA31x Processor Only)	186
	2.11.9	U2DC OTG Interrupt Status Register (U2DOTGISR) (PXA31x Processor Only)	188
	2.11.10	U2DC OTG ULPI Status Register (U2DOTGUSR) (PXA31x Processor Only)	190
	2.11.11	U2DC OTG ULPI Control Register (U2DOTGUCR) (PXA31x Processor Only)	191
	2.11.12	U2DC Host Port 3 Control Register (U2DP3CR) (PXA31x Processor Only)	192
	2.11.13	U2DC Endpoint 0 Control/Status Register (U2DCSR0)	193
		2.11.13.1Control/Status Register Usage for Out Endpoint 0	193
		2.11.13.2Control/Status Register Usage for In Endpoints	195
	2.11.14	U2DC Endpoints Control Status Registers (U2DCSRx)	198
		2.11.14.1U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198
		2.11.14.2U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Or 198	nly)
	2.11.15	U2DC Byte Count Register (U2DBCR0)	206
		2.11.15.1Byte Count	206
	2.11.16	U2DC End Point 0 Data Register (U2DDR0)	207
	2.11.17	U2DC Endpoint Configuration Registers (U2DCRx)	208
		2.11.17.1U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208
		2.11.17.2U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Onl 208	y)
	2.11.18	U2DC Endpoint 0 Information Register (U2DEN0)	209
	2.11.19	U2DC Endpoint Information Registers (U2DENx)	210
		2.11.19.1U2DC Endpoint A - G Information Registers (U2DENA - G)	210
		2.11.19.2U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	211
	2.11.20	U2DMA Control Register (U2DMACR)	212
	2.11.21	U2DMA Descriptor Address Registers (U2DMADADRx)	213
		2.11.21.1U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213
		2.11.21.2U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)214	
	2.11.22	U2DMA Source Address Registers (U2DMASADRx)	214
		2.11.22.1U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214
		2.11.22.2U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)214	
	2.11.23	U2DMA Target Address Registers (U2DMATADRx)	215
		2.11.23.1U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215
		2.11.23.2U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Proce Only)215	essor
	2.11.24	U2DMA Command Registers (U2DMACMDx)	216
		2.11.24.1U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216
		2.11.24.2U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor 216	Only)
	2.11.25	U2DMA Channel Control/Status Registers (U2DMACSRx)	217
		 2.11.25.1U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7). 2.11.25.2U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Proces 	217 sor
	2 11 26	UIIIy)217 U2DMA Interrupt Register (U2DMAINT)	222
	2.11.20		∠∠ა



3	Unive	rsal Serial Bus Host Controller	225		
3.1	PXA3x	x Processor Differences	225		
3.2	Feature	9S			
3.3	Limitati	Limitations			
3.4	Signals				
3.5	Operati	on	220		
0.0					
3.6	USBH	USB Light Dart 2 Social Colortian			
	3.0.1	USB Host Port 3 Serial Selection	Z32		
	5.0.2				
3.7	USBH	ost Port 3 Configuration			
	3.7.1	Transciever Host Mode			
	3.7.2	Page Through Mode			
	3.7.3				
	375	Programming Considerations	230		
	376	Power Management	237		
	0.7.0	3761 USB Suspend	238		
		3.7.6.2 Port Resume Interrupt			
		3.7.6.3 Suggested Power-Management Routines			
3.8	Registe	Pr Descriptions	240		
0.0	3.8.1	Register Summary	240		
	3.8.2	UHC HCI Specification Revision (UHCREV)			
	3.8.3	UHC Host Control Register (UHCHCON)			
	3.8.4	UHC Command Status (UHCCOMS)			
	3.8.5	UHC Interrupt Status (UHCINTS)			
	3.8.6	UHC Interrupt Enable (UHCINTÉ)			
	3.8.7	UHC Interrupt Disable (UHCINTD)			
	3.8.8	UHC Host Controller Communication Area (UHCHCCA)	252		
	3.8.9	UHC Period Current Endpoint Descriptor (UHCPCED)			
	3.8.10	UHC Control Head Endpoint Descriptor (UHCCHED)			
	3.8.11	UHC Control Current Endpoint Descriptor (UHCCCED)	254		
	3.8.12	UHC Bulk Head Endpoint Descriptor (UHCBHED)	254		
	3.8.13	UHC Bulk Current Endpoint Descriptor (UHCBCED)			
	3.8.14	UHC Done Head (UHCDHEAD)			
	3.8.15	UHC Frame Interval (UHCFMI)			
	3.8.16	UHC Frame Remaining (UHCFMR).			
	3.8.17	UHC Frame Number (UHCFMN)			
	3.0.10	UHC Low Speed Threshold (UHCLST)			
	2 9 20	UHC Boot Hub Descriptor & (IHCBHDA)			
	3821	LIHC Root Hub Descriptor B (LIHCRHDB)			
	3822	LIHC Root Hub Status (LIHCRHS)	263		
	3823	LIHC Root Hub Port Status 1/2/3 (LIHCRHPS1_LIHCRHPS2_and LIHCRHPS3)	265		
	3.8.24	UHC Status Register (UHCSTAT)			
	3.8.25	UHC Reset Register (UHCHR)			
	3.8.26	UHC Interrupt Enable Register (UHCHIE)			
	3.8.27	UHC Interrupt Test Register (UHCHIT)			
4	SSP S	erial Ports	281		
•					
4.1	Overvie				
	4.1.1	PAASXX PIOCESSOF DIREPENCES	281		

4.2	Feature	S	282
4.3	Signal [Descriptions	282
	4.3.1	External Interface to Synchronous Serial Peripherals	282
4.4	Operati	on	285
	4.4.1	SSP FIFO Access	
		4.4.1.1 FIFO Operation in Packed Mode	286
	4.4.2	Trailing Bytes in RXFIFO	286
		4.4.2.1 Timeout	287
		4.4.2.2 Peripheral Trailing Byte Interrupt	287
		4.4.2.3 Removing FIFO Trailing Bytes	287
	4.4.3	Frame Counter	288
	4.4.4	Data Formats	288
		4.4.4.1 Serial Data Formats for Transfer to/from Peripherals	288
		4.4.4.2 TI-SSP Format Details	289
		4.4.4.3 SPI Format Details	290
		4.4.4.4 Programmable Serial Protocol (PSP) Format	290
	4.4.5	High Impedance on SSPTXDx	293
		4.4.5.1 TI SSP Format	293
		4.4.5.2 Motorola SPI Format	294
		4.4.5.3 PSP Format	294
	4.4.6	Parallel Data Formats for FIFO Storage	295
	4.4.7	FIFO Operation	295
		4.4.7.1 Tavor PV Processor-Initiated Data Transfers	295
		4.4.7.2 Using Programmed I/O Data Transfers	295
		4.4.7.3 Using DMA Data Transfers	296
	4.4.8	Baud-Rate Generation	297



4.5	Register	Descript	ions	.298
	4.5.1	Register	Summary	.299
	4.5.2	SSP Co	ntrol Registers 0 (SSCR0_x)	.301
		4.5.2.1	Mode Select (MOD)	.305
		4.5.2.2	Audio Clock Select (ACS)	.306
		4.5.2.3	FIFO Packing Enable (FPCKE)	.306
		4.5.2.4	52MM (52 Mbps Mode)	.307
		4.5.2.5	Frame Rate Divider Control (FRDC)	.307
		4.5.2.6	Transmit FIFO Underrun Interrupt Mask (TIM)	.307
		4.5.2.7	RXFIFO Overrun Interrupt Mask (RIM)	.307
		4.5.2.8	Network Clock Select (NCS)	.307
		4.5.2.9	Extended Data Size Select (EDSS)	.308
		4.5.2.10	Serial Clock Rate (SCR)	.308
		4.5.2.11	Synchronous Serial Port Enable (SSE)	.308
		4.5.2.12	External Clock Select (ECS)	.309
		4.5.2.13	Frame Format (FRF)	.309
		4.5.2.14	Data Size Select (DSS)	.309
	4.5.3	SSP Co	ntrol Registers 1 (SSCR1 x)	.309
		4.5.3.1	TXD Three-State Enable On Last Phase (TTELP)	.312
		4.5.3.2	TXD Three-State Enable (TTE)	.312
		4.5.3.3	Enable Bit Count Error Interrupt (EBCEI)	.313
		4.5.3.4	Slave Clock is Free Running (SCFR)	.313
		4.5.3.5	Enable Clock Request A (ECRA)	.313
		4536	Enable Clock Request B (ECRB)	314
		4.5.3.7	SSP Serial Bit-Rate Clock Direction (SCI KDIR)	.314
		4.5.3.8	SSP Frame Direction (SFRMDIR)	.315
		4539	Receive Without Transmit (RWOT)	315
		45310	Trailing Byte (TRAIL)	316
		45311	Transmit Service Request Enable (TSRE)	316
		45312	Receive Service Request Enable (RSRE)	316
		45313	Receiver Time-Out Interrupt Enable (TINTE)	316
		45314	Perinheral Trailing Byte Interrunt Enable (PINTE)	317
		45315	Invert Frame Signal (IFS)	317
		45316	Select FIED For (FEWR set) Test Mode (STRF)	317
		45317	Enable FIFO Write/Read Function (FFWR)	317
		15318	Receive FIFO (Interrunt/DMA) Trigger Threshold (RFT)	317
		15310	Transmit FIFO (Interrupt/DMA) Trigger Threshold (TFT)	317
		4.5.3.19	Serial Clock Phase (SPH)	318
		45321	Serial Clock Polarity (SPO)	310
		4.5.3.21	Loop-Back Mode (LBM)	320
		4.5.2.22	Transmit EIEO Interrupt Enable (TIE)	220
		4 5 2 24	Pocoivo EIEO Interrupt Enable (PIE)	220
	151	4.3.3.24 CCD Cto	tue Pagietore (SSSP v)	220
	4.0.4		Odd Sampla Status (OSS)	224
		4.5.4.1	TV EIEO Odd Sampla Status (USS)	224
		4.0.4.2	TA FIFO Out Sample Status (TA_055)	225
		4.5.4.5	Cleak Synchronization Status (CSS)	225
		4.5.4.4	Tronomit FIFO Lindorrun (TLID)	225
		4.5.4.5	End Of Choin (EOC)	225
		4.5.4.0	EIU OI CIIdiii (EOC)	.320
		4.0.4.7	Deviaheral Trailing Dute Interrupt (DINT)	.ა∠ე
		4.3.4.ð		.320 200
		4.5.4.9		.320 200
		4.0.4.10		.320
		4.5.4.11		.320
		4.5.4.12		.320

		4.5.4.13 Transmit FIFO Service Request (TFS)	
		4.5.4.14 SSP Busy (BSY)	
		4.5.4.15 Receive FIFO Not Empty (RNE)	
		4.5.4.16 Transmit FIFO Not Full (TNF)	
	4.5.5	SSP Interrupt Test Registers (SSITR_x)	
		4.5.5.1 Test RXFIFO Overrun (TROR)	
		4.5.5.2 Test RXFIFO Service Request (TRFS)	
		4.5.5.3 Test TXFIFO Service Request (TTFS)	
	4.5.6	SSP Data Registers (SSDR_x)	
	4.5.7	SSP Time Out Registers (SSTO_x)	
	4.5.8	SSP Programmable Serial Protocol Registers (SSPSP_x)	
		4.5.8.1 Extended Dummy Stop (EDMYSTOP)	
		4.5.8.2 Extended Dummy Start (EDMYSTRT)	
		4.5.8.3 Frame Sync Relative Timing (FSRT)	
		4.5.8.4 Dummy Stop (DMYSTOP)	
		4.5.8.5 Serial Frame Width (SFRMWDTH)	
		4.5.8.6 Serial Frame Delay (SFRMDLY)	
		4.5.8.7 Dummy Start (DMYSTRT)	
		4.5.8.8 Start Delay (STRTDLY)	
		4.5.8.9 End of Transfer Data State (ETDS)	
		4.5.8.10 Serial Frame Polarity (SFRMP)	
		4.5.8.11 Serial Clock Mode (SCMODE)	
	4.5.9	SSP TX Time Slot Active Registers (SSTSA_x)	
	4.5.10	SSP RX Time Slot Active Registers (SSRSA_x)	
	4.5.11	SSP Time Slot Status Registers (SSTSS_x)	
		4.5.11.1 Network Mode Busy (NMBSY)	
		4.5.11.2 Time Slot Status (TSS)	
	4.5.12	SSP Audio Clock Divider Registers (SSACD_x)	
		4.5.12.1 SYSCLK Divided By 8 (SCDX8)	
		4.5.12.2 Audio Clock PLL Select (ACPS)	
		4.5.12.3 SYSCLK DIVIDER BYPASS (SCDB)	
		4.5.12.4 Audio Clock Divider Select (ACDS)	
	4.5.13	SSP Audio Clock Dither Divider Registers (SSACDD_x)	
		4.5.13.1 Numerator (NUM)	
		4.5.13.2 Denominator (DEN)	
		4.5.13.3 Audio SSP Clock Generation	
5	AC '97	7 Controller Unit	345
5.1	Overvie	9W	345
5.2	Feature	9S	345
5.3	Signal I	Descriptions	



5.4	Operation			
	5.4.1	Initialization		
	5.4.2	Trailing Bytes and Clean Shutdown		
	5.4.3	Operational Flow for Accessing CODEC Registers		
	5.4.4	Clocks and Sampling Frequencies		
	5.4.5	FIFOs		
		5.4.5.1 Transmit FIFO Errors		
		5.4.5.2 Receive FIFO Errors		
		5.4.5.3 FIFO And Register Interaction		
	5.4.6	Interrupts		
	5.4.7	AC-Link Low-Power Mode	354	
		5.4.7.1 Powering Down the AC-Link	354	
	5.4.8	Waking Up the AC-Link		
		5.4.8.1 Wakeup Triggered by CODEC		
		5.4.8.2 Wake Up Triggered by AC '97 Controller	356	
5.5	Registe	er Descriptions		
	5.5.1	Register Summary		
	5.5.2	Global Control Register (GCR)		
	5.5.3	PCM-Out Control Register (POCR)		
	5.5.4	PCM-In Control Register (PCMICR)		
	5.5.5	PCM-Surround-Out Control Register (PCSCR)		
	5.5.6	PCM Center/LFE Control Register (PCCLCR)		
	5.5.7	Mic-In Control Register (MCCR)		
	5.5.8	MODEM-Out Control Register (MOCR)		
	5.5.9	MODEM-In Control Register (MICR)		
	5.5.10	Global Status Register (GSR)		
	5.5.11	CODEC Access Register (CAR)		
	5.5.12	PCM-Out Status Register (POSR)		
	5.5.13	PCM-In Status Register (PCMISR)		
	5.5.14	PCM Surround-Out Status Register (PCSSR)		
	5.5.15	PCM Center/LFE Status Register (PCCLSR)		
	5.5.16	Mic-In Status Register (MCSR)		
	5.5.17	MODEM-Out Status Register (MOSR)		
	5.5.18	MODEM-In Status Register (MISR)		
	5.5.19	PCM Data Register (PCDR)		
	5.5.20	PCM Surround Out Data Register (PCSDR)		
	5.5.21	PCM Center/LFE Data Register (PCCLDR)		
	5.5.22	Mic-In Data Register (MCDR)		
	5.5.23	MODEM Data Register (MODR)		
	5.5.24	Accessing CODEC Registers		
6	UART	S	385	
6.1				
0.1				
	0.1.1	Full Fullctiott UART		
	612	Compatibility with 16550A and 16750		
	611	DYA3xx Processor Differences		
62	U.I.4			
0.2				
6.3	Signal	Descriptions		

6.4	Operati	on	
	6.4.1	Reset	
	6.4.2	FIFO Operation	
		6.4.2.1 FIFO Interrupt Mode Operation	
		6.4.2.2 Removing Trailing Bytes With the Processor	
		6.4.2.3 FIFO Polled Mode Operation	
		6.4.2.4 FIFO DMA Mode Operation	391
		6.4.2.5 DMA Receive Programming Errors	391
		6.4.2.6 DMA Error Handling	391
		6.4.2.7 Removing Trailing Bytes In DMA Mode	
		6.4.2.8 False EOR Due to Character Time-out Expiration	
		6.4.2.9 EOR Must be Serviced Prior to Transmission of New Message	
	6.4.3	Auto-Flow Control	
		6.4.3.1 nRTS (UART Output)	
		6.4.3.2 nCTS (UART Input)	
	6.4.4	Auto-Baud-Rate Detection	
	6.4.5	32-Bit Peripheral Bus	
	6.4.6	Serial Infrared Asynchronous Interface	
	0.47	6.4.6.1 Operation	
	6.4.7	Programmable Baud-Rate Generator	
6.5	Registe	r Descriptions	
	6.5.1	UART Register Summary	
	6.5.2	Receive Buffer Register (RBR)	400
	6.5.3	Transmit Holding Registers (THR)	400
	6.5.4	Divisor Latch Registers, Low and High (DLL, DLH)	401
		6.5.4.1 Divisor Latch Low Byte Register	
		6.5.4.2 Divisor Latch High Byte Register	
	6.5.5	Interrupt Enable Register (IER)	
	6.5.6	Interrupt Identification Register (IR)	
	6.5.7	FIFU Control Register (FCR)	
	0.5.8	Line Control Register (LCR)	
	0.0.9 6 5 10	Lino Status Pogister (ISP)	
	6511	Modom Status Register (MSP)	
	6512	Scratchnad Register (SCR)	410 /20
	6513	Infrared Selection Register (ISR)	420 //20
	6514	Receive FIFO Occupancy Register (FOR)	420
	6515	Auto-Baud Control Register (ABR)	422
	6.5.16	Auto-Baud Count Register (ACR)	
	-		
7	Consu	mer Infrared Unit	425
7.1	Overvie	W	425
7.2	Feature	S	425
7.3	Signal [Description	425



7.4	Operati	ion	
	7.4.1	Programming Sequence	
	7.4.2	Input Clock Frequency	
	7.4.3	Modulator	427
	7.4.4	Symbol Generator	427
	7.4.5	Input Symbol	
	7.4.6	Manchester Machine	
	7.4.7	Interrupts	
	7.4.8	Timing	
		7.4.8.1 Modulation Frequency	
		7.4.8.2 Symbol Frequency	
	740	7.4.8.3 Buffer Transmission Time	
	7.4.9	Software-Supported Protocols	
		7.4.9.1 RC5 Protocol	
7.5	Registe	er Descriptions	
	7.5.1	Register Summary	
	7.5.2	CIR Pulse Width Comparator Register (CIRPW)	
	7.5.3	CIR Modulation Period Comparator Register (CIRMP)	
	7.5.4	CIR N0 Symbol Length Register (CIRN0)	
	7.5.5	CIR N1 Symbol Length Register (CIRN1)	
	7.5.6	CIR SU Symbol Length Register (CIRSU)	
	7.5.7	CIR S1 Symbol Length Register (CIRS1)	
	7.5.8	CIR Number of Symbols Register (CIRNS)	
	7.5.9	CIR Dullel Register (CIRDUFF)	
	7.5.10	CIR Interrupt Register (CIRIR)	438
8	Pulse-	Width Modulator Controller	
81	Overvie	2W	441
8.2	Eesture		1/1
8.3	Signal I	->	
0.4	Onereti		440
8.4			
	0.4.1	Resel Sequence	
	8.4.3	Programming considerations	
85	Registe	er Descriptions	445
0.0	8.5.1	Register Summary	
	8.5.2	PWM Control Registers (PWMCRx)	
	8.5.3	PWM Duty Cycle Registers (PWMDCRx)	
	8.5.4	PWM Period Control Registers (PWMPCRx)	448
9	Unive	rsal Subscriber ID Controller	451
9.1	Overvie	9W	451
	9.1.1	PXA3xx Processor Differences	451
9.2	Feature	əs	451
9.3	Signal I	Descriptions	

9.4	Operatio	on	454
	9.4.1	USIM SmartCard Interface Description	454
	9.4.2	Coding Conventions	455
	9.4.3	Protocols	456
		9.4.3.1 Errors	457
		9.4.3.2 Waiting Times	459
	9.4.4	Clock Control	463
		9.4.4.1 Clock Stop	463
		9.4.4.2 Programmable Baud Rate Generator	464
	9.4.5	SmartCard Management	
		9.4.5.1 SmartCard Activation ("Cold Reset")	467
		9.4.5.2 Warm Reset	467
		9.4.5.3 SmartCard De-activation	467
	9.4.6	FIFO Operation	468
		9.4.6.1 Interrupt Request Mode	
		9.4.6.2 Polled Mode	470
		9.4.6.3 DMA Request Mode	470
9.5	Register	Descriptions	471
	9.5.1	Register Summary	471
	9.5.2	USIM Receive Buffer Registers (RBRx)	473
	9.5.3	USIM Transmit Holding Registers (THRx)	474
	9.5.4	USIM Interrupt Enable Registers (IERx)	474
	9.5.5	USIM Interrupt Identification Registers (IIRx)	476
	9.5.6	USIM FIFO Control Registers (FCRx)	478
	9.5.7	USIM FIFO Status Registers (FSRx)	
	9.5.8	USIM Error Control Registers (ECRx)	
	9.5.9	USIM Line Control Registers (LCRx)	481
	9.5.10	USIM SmartCard Control Registers (USCCRx)	
	9.5.11	USIM Line Status Registers (LSRx)	
	9.5.12	USIM Extra Guard Time Registers (EGTRx)	
	9.5.13	USIM Block Guard Time Registers (BGTRx)	
	9.5.14	USIM Timeout Registers (TORx)	
	9.5.15	USIM Clock Registers (CLKRx)	
	9.5.16	USIM Divisor Latch Registers (DLRx)	
	9.5.17	USIM Factor Latch Registers (FLRx)	491
	9.5.18	USIM Character Waiting Time Registers (CWTRx)	491
	9.5.19	USIM Block Waiting Time Registers (BWTRx)	492
10	Two-W	ire Serial Interface Bus Interface Unit	
10.1	Overviev	Ν	
10.2	Features	S	
10.3	Signal D	Descriptions	



10.4	Operatio	on	494
	10.4.1	Operational Blocks	495
	10.4.2	Two-Wire Serial Interface Bus Interface Modes	497
	10.4.3	Start and Stop Bus States	497
		10.4.3.1 Start Condition	499
		10.4.3.2 No Start or Stop Condition	499
		10.4.3.3 Stop Condition	499
	10.4.4	Data Transfer Sequence	499
	10.4.5	Data and Addressing Management	500
		10.4.5.1 Addressing a Slave Device	500
	10.4.6	Two-Wire Serial Interface Acknowledge	501
	10.4.7	Arbitration	502
		10.4.7.1 SCL Arbitration	503
		10.4.7.2 SDA Arbitration	503
	10.4.8	.Master Operations	505
	10.4.9	Master Mode Programming Examples	508
		10.4.9.1 Initialize Unit	508
		10.4.9.2 Write 1 Byte as a Master	508
		10.4.9.3 Read 1 Byte as a Master	509
		10.4.9.4 Write 2 Bytes and Repeated Start Read 1 Byte as a Master	509
		10.4.9.5 Read 2 Bytes as a Master—Send Stop Using the Abort	510
	10.4.10	Slave Operations	510
	10.4.11	Slave Mode Programming Examples	512
		10.4.11.1Initialize Unit	512
		10.4.11.2Write n Bytes as a Slave	512
		10.4.11.3Read n Bytes as a Slave	513
	10.4.12	General Call Address	513
	10.4.13	Glitch Suppression Logic	515
	10.4.14	Reset Conditions	515
10.5	Register	Descriptions	515
	10.5.1	Register Summary	515
	10.5.2	Two-Wire Serial Interface Control Register (ICR)	515
	10.5.3	Two-Wire Serial Interface Status Register (ISR)	518
	10.5.4	Two-Wire Serial Interface Slave Address Register (ISAR)	520
	10.5.5	Two-Wire Serial Interface Data Buffer Register (IDBR)	521
	10.5.6	Two-Wire Serial Interface Bus Monitor Register (IBMR)	522

Figures

Figure 1:	UDC Block Diagram	27
Figure 2:	Status Bits for Out Endpoints	33
Figure 3:	Status Bits for In Endpoints	34
Figure 4:	Map of 4-Kbyte SRAM for USB Endpoint Data	35
Figure 5:	FIFO Memory and Endpoint Configuration Sequence	37
Figure 6:	Example Data Ordering and FIFO Organization for Out Endpoints	38
Figure 7:	Example Data Ordering and FIFO Organization for In Endpoints	38
Figure 8:	DMA Descriptors for Out Endpoint FIFO Servicing	39
Figure 9:	DMA Descriptors for In Endpoint FIFO Servicing	40
Figure 10:	Configurations, Interfaces and Alternate Interface Settings for UDC	40
Figure 11:	Example of Two UDC Configurations	41
Figure 12:	Example USB Configurations for UDC	42
Figure 13:	USB OTG Configurations	47
Figure 14:	Connection to External OTG Transceiver	49
Figure 15:	Connection to External OTG Charge Pump	50
Figure 16:	Connection to External USB Transceiver	51
Figure 17:	Connection to OTG ID	52
Figure 18:	UDC Interrupt Generation	72
Figure 19:	PXA32x Processor and PXA30x Processor U2DC Block Diagram	105
Figure 20:	PXA31x Processor U2DC Block Diagram	105
Figure 21:	PXA32x Processor and PXA30x Processor U2DMA Block Diagram	110
Figure 22:	PXA31x Processor U2DMA Block Diagram	111
Figure 23:	Descriptor Behavior on End-of-Receive (EOR)	115
Figure 24:	Descriptor-Fetch Transfer Channel State Diagram	117
Figure 25:	Data Ordering and FIFO Organization for Out Endpoints	128
Figure 26:	Data Ordering and FIFO Organization for In Endpoints- 32-Bit Aligned	129
Figure 27:	Data Ordering and FIFO Organization for In Endpoints- NON-32-Bit Aligned	129
Figure 28:	Data Ordering in Endpoint Memory	130
Figure 29:	Configurations, Interfaces and Alternate Interface Settings for U2DC	131
Figure 30:	Example of Two U2DC Configurations	132
Figure 31:	Example USB Configurations for U2DC	135
Figure 32:	FIFO Memory and Endpoint Configuration Sequence	142
Figure 33:	ULPI OTG System Block Diagram	144
Figure 34:	U2DC Interrupt Generation	180
Figure 35:	Status Bits for Out Endpoints	195
Figure 36:	USB Host Controller Block Diagram (PXA32x and PXA30x Processors Only)	230
Figure 37:	USB Host Controller Block Diagram (PXA31x only)	231
Figure 38:	Host Mode Block Diagram	234
Figure 39:	Transceiver-less Block Diagram	235
Figure 40:	Pass Through Mode Block Diagram	236
Figure 41:	PSP Programmable Serial Protocol Format	291



Figure 42	RSD Brogrammable Bratacel Format (Canadautiva Transford)	202
Figure 42.	TI SSP with SSCR1 vITTE-11 and SSCR1 vITTELP-01	203
Figure 43.	TI SSP with SSCR1 v[TTE-1] and SSCR1 v[TTEI P-1]	203
Figure 45	Motorola SPI with SSCR1 v[TTE-1] and SSCR1 v[TTEI P-0]	294
Figure 46:	PSP Format with SSCR1 v[TTE-1] SSCR1 v[TTEI P-0] and SSCR1 v[SERMDIR-1]	201
Figure 47:	PSP Format with SSCP1 v[TTE-1], SSCP1 v[TTEI =0] and SSCP1 v[TTEI P-1] or SSCP1 v[SEPMDIP-0]	1205
Figure 48:	Network Mode (Example Light 4 Time Slots)	306
Figure 40.	Clock Enabling on SSP2	31/
Figure 50:	Motorola SPI Formats for SPO and SPH Programming	310
Figure 51:	Programmable Serial Protocol Format (example with consecutive transfers and ESPT bit set)	
Figure 52:	Audio Clock Selection	3/12
Figure 52	32-Bit Sample Size Transmit and Receive EIEO Operation	351
Figure 54:	16-Bit Sample Size Transmit and Receive FIFO Operation	352
Figure 55:	16-Bit Sample Size Presive-Only EIEO Operation	352
Figure 56:	AC Link Powordown Timing	254
Figure 50.	AC-LINK Fowerdown Trining	256
Figure 57.	Example LIAPT Data Eramo	200
Figure 50.	Example VART Data Flame	
Figure 59.	Example NRZ Bit Encoding — 000100_1011	205
Figure 60.		
Figure 61.		426
Figure 62:	CIR Block Diagram	.420
Figure 63.		.427
Figure 64.	N 1/NO Symbol Example	.420
Figure 65:	Manchester Coding Example	.430
Figure 66:	PWWX Block Diagram	
		443
Figure 68:	Effects of PWWICRX Settings	443
Figure 69:	Byte Sent Versus Time	.455
		.456
Figure 71:	Complete Block Structure for I=1 Protocol	457
Figure 72:	I=0 Character Transmission Format	458
Figure 73:		459
Figure 74:	Character Waiting Time, USIM Controller	460
Figure 75:	Block Guard Time, USIM Controller	462
	Block Waiting Time, USIM Controller	463
Figure 77:	SmartCard Clock Stop	464
Figure 78:	Baud Rate Sampling Pulses When Number of Samples per Bit is 6	465
Figure 79:	Spacing Between Samples When Baud Divisor is 2	465
Figure 80:	SmartCard Activation	467
Figure 81:	SmartCard De-activation	468
Figure 82:	I wo-Wire Serial Interface Bus Configuration Example	495
Figure 83:	Two-Wire Serial Interface Bus Interface Unit Block Diagram	496
Figure 84:	SDA and SCL Signals During Start and Stop Conditions	498
Figure 85:	Start and Stop Conditions	499

Figure 86:	Data Format of First Byte in Master Transaction	.501
Figure 87:	Acknowledge Pulse on the TWSI Bus	.502
Figure 88:	Clock Synchronization During Arbitration	.503
Figure 89:	Arbitration Procedure for Two Masters	.504
Figure 90:	Master Receiver Read from Slave Transmitter	.507
Figure 91:	Master-Receiver Read from Slave-Transmitter / Repeated Start*	.508
Figure 92:	A Complete Data Transfer	.508
Figure 93:	Master Transmitter Write to Slave Receiver	.511
Figure 94:	Master Receiver Read from Slave-Transmitter	.512
Figure 95:	Master-Receiver Read to Slave-Transmitter, Repeated Start**	.512
Figure 96:	General Call Address	.514



Tables

Table 1:	PXA3xx Processors Feature Differences	25
Table 2:	USB Device Controller Interface Signals Summary	26
Table 3:	Example Endpoint Configuration	36
Table 4:	Maximum Packet Size Example	41
Table 5:	UDC Endpoint Configuration for Example USB Configuration	.43
Table 6:	On-The-Go Feature Selectors	48
Table 7:	Output to External USB Transceiver	51
Table 8:	Inputs from External USB Transceiver	52
Table 9:	UDC Register Summary	54
Table 10:	UDCCR Bit Definitions	58
Table 11:	USB Events Interrupts	63
Table 12:	USB On-The-Go Events Interrupts	64
Table 13:	UDCICR0 Bit Definitions	65
Table 14:	UDCICR1 Bit Definitions	68
Table 15:	UDCOTGICR Bit Definitions	70
Table 16:	UDCISR0 Bit Definitions	73
Table 17:	UDCISR1 Bit Definitions	74
Table 18:	UDCOTGISR Bit Definitions	75
Table 19:	UDCFNR Bit Definitions	76
Table 20:	Legal Combinations of USB Port 2 Control Bit Settings	77
Table 21:	Alternate Function Port Signals Selection	78
Table 22:	UP2OCR Bit Definitions	79
Table 23:	USB Host Controller Port 3 Configuration Selection Values	84
Table 24:	USB Host Controller Port 3 Configuration Selection Values	84
Table 25:	UP3OCR Bit Definitions	85
Table 26:	UDCCSR0 Bit Definitions	86
Table 27:	UDCCRSA–UDCCRSX Bit Definition by Endpoint Direction	89
Table 28:	UDCCRSA–UDCCRSX Bit Definitions	89
Table 29:	UDCBCR0 and UDCBCRA–UDCBCRX Bit Definitions	99
Table 30:	UDCDR0 and UDCDRA–UDCDRX Bit Definitions	100
Table 31:	UDCCRA–UDCCRX Bit Definitions	101
Table 32:	PXA3xx Processors Feature Differences	103
Table 33:	UTMI Signals Summary	106
Table 34:	ULPI Signals Summary	108
Table 35:	Channel Priority	112
Table 36:	Channel States Based on Software Configuration	114
Table 37:	DMA Quick Reference for Endpoint FIFOs	122
Table 38:	Example Memory Allocation for 1-Byte Packets	125
Table 39:	Example Memory Allocation for Zero and Short Packets	126
Table 40:	Endpoint Configuration	126
Table 41:	Maximum Packet Size Example	134

Table 42:	U2DC Endpoint Configuration for Example USB Default Configuration	136
Table 43:	Endpoint Memory Allocation by Configuration	137
Table 44:	6-pin ULPI Serial Mode Pin Mappings	147
Table 45:	3-pin ULPI Serial Mode Pin Mappings	147
Table 46:	Low-Power Mode Pin Mappings	149
Table 47:	Possible Modes of Off-Chip ULPI PHY	150
Table 48:	On-The-Go Feature Selectors	151
Table 49:	Carkit Multiplexing with a Carkit-enabled ULPI PHY	153
Table 50:	U2DC Register Addresses	154
Table 51:	U2DMA Controller Registers	160
Table 52:	U2DCR Bit Definitions	167
Table 53:	U2DICR Bit Definitions	175
Table 54:	U2DICR2 Bit Definitions	177
Table 55:	USB Events Interrupts	179
Table 56:	U2DISR Bit Definitions	181
Table 57:	U2DISR2 Bit Definitions	182
Table 58:	U2DFNR Bit Definitions	183
Table 59:	U2DOTGCR Bit Definitions	183
Table 60:	U2DOTGICR Bit Definitions	186
Table 61:	U2DOTGISR Bit Definitions	189
Table 62:	U2DOTGUSR Bit Definitions	190
Table 63:	U2DOTGUCR Bit Definitions	191
Table 64:	U2DP3CR Bit Definitions	192
Table 65:	U2DCSR0 Bit Definitions	196
Table 66:	U2DCSRx Bit Definitions	199
Table 67:	U2DBCR0 Bit Definitions	207
Table 68:	U2DDR0 Bit Definitions	208
Table 69:	U2DCRx Bit Definitions	209
Table 70:	U2DEN0 Bit Definitions	210
Table 71:	U2DENx Bit Definitions	211
Table 72:	U2DMACR Bit Definitions	213
Table 73:	U2DMADADRx Bit Definitions	214
Table 74:	U2DMASADRx Bit Definitions	215
Table 75:	U2DMATADRX Bit Definitions	215
Table 76:	U2DMACMDx Bit Definitions	216
Table 77:	U2DMACSRx Bit Definitions	218
Table 78:	U2DMAINT Bit Definitions	224
Table 79:	PXA3xx Processors Feature Differences	225
Table 80:	USB Host Controller Signals	226
Table 81:	USB Host Controller Interface Signals Summary (PXA31x Processor Only)	228
Table 82:	USB Host Controller Port 3 Configuration Selection Values	233
Table 83:	USB Host controller Register Addresses	241
Table 84:	UHCREV Bit Definitions	242
Table 85:	UHCHCON Bit Definitions	242



Table 86:	UHCCOMS Bit Definitions	246
Table 87:	UHCINTS Bit Definitions	249
Table 88:	UHCINTE Bit Definitions	251
Table 89:	UHCINTD Bit Definitions	252
Table 90:	UHCHCCA Bit Definitions	253
Table 91:	UHCPCED Bit Definitions	253
Table 92:	UHCCHED Bit Definitions	254
Table 93:	UHCCCED Bit Definitions	254
Table 94:	UHCBHED Bit Definitions	255
Table 95:	UHCBHED	255
Table 96:	UHCBCED Bit Definitions	255
Table 97:	UHCDHEAD Bit Definitions	256
Table 98:	UHCFMI Bit Definitions	257
Table 99:	UHCFMR Bit Definitions	258
Table 100:	UHCFMN Bit Definitions	258
Table 101:	UHCPERS Bit Definitions	259
Table 102:	UHCLST Bit Definitions	260
Table 103:	UHCRHDA Bit Definitions	260
Table 104:	UHCRHDB Bit Definitions	263
Table 105:	UHCRHS Bit Definitions	264
Table 106:	UHCRHPS1/2/3 Bit Definitions	266
Table 107:	UHCSTAT Bit Definitions	270
Table 108:	UHCHR Bit Definitions	274
Table 109:	UHCHIE Bit Definitions	277
Table 110:	UHCHIT Bit Definitions	279
Table 111:	PXA3xx Processors Feature Differences	281
Table 112:	External Interface (SSP1)	282
Table 113:	External Interface (SSP2)	283
Table 114:	External Interface (SSP3)	284
Table 115:	External Interface (SSP4)	284
Table 116:	Programmable Protocol Parameters	292
Table 117:	SSCR1_x[TFT, RFT] Values with DMA Burst Sizes	296
Table 118:	SSCR1_x[TFT,RFT] Values With Possible DMA Burst Sizes	296
Table 119:	SSP Clock Selection	297
Table 120:	SSP Register Summary	299
Table 121:	SSCR0_x Bit Definitions	302
Table 122:	SSCR1_x Bit Definitions	310
Table 123:	SSP Clock Request Enable Selection	313
Table 124:	SSSR_x Bit Definitions	321
Table 125:	SSITR_x Bit Definitions	328
Table 126:	SSDR_x Bit Definitions	329
Table 127:	SSTO_x Bit Definitions	330
Table 128:	SSPSP_x Bit Definitions	331

Table 130:	SSRSA_x Bit Definitions	
Table 131:	SSTSS Bit Definitions	
Table 132:	SSACD_x Bit Definitions	337
Table 133:	SYSCLK Output Frequency Selection	340
Table 134:	PLL Output Frequency and Divider Selection (Examples for Selected Time Slots and Data Sizes)	341
Table 135:	SSACDD_x Bit Definitions	
Table 136:	SSP I2S Audio Frequencies	
Table 137:	External Interface to CODECs	
Table 138:	Interrupts	
Table 139:	Register Mapping Summary	358
Table 140:	GCR Bit Definitions	
Table 141:	POCR Bit Definitions	
Table 142:	PCMICR Bit Definitions	
Table 143:	PCSCR Bit Definitions	
Table 144:	PCCLCR Bit Definitions	
Table 145:	MCCR Bit Definitions	
Table 146:	MOCR Bit Definitions	
Table 147:	MICR Bit Definitions	
Table 148:	GSR Bit Definitions	
Table 149:	CAR Bit Definitions	
Table 150:	POSR Bit Definitions	
Table 151:	PCMISR Bit Definitions	
Table 152:	PCSSR Bit Definitions	
Table 153:	PCCLSR Bit Definitions	
Table 154:	MCSR Bit Definitions	
Table 155:	MOSR Bit Definitions	
Table 156:	MISR Bit Definitions	
Table 157:	PCDR Bit Definitions	
Table 158:	PCSDR Bit Definitions	
Table 159:	PCCLDR Bit Definitions	
Table 160:	MCDR Bit Definitions	
Table 161:	MODR Bit Definitions	
Table 162:	Address Mapping for PXA3xx Processor Family Audio and MODEM CODEC Registers	
Table 163:	PXA3xx Processors Feature Differences	
Table 164:	UABT Signal Descriptions	
Table 165	Recommended Baud Rates	
Table 166	Register Summary	398
Table 167	LIART Register Addresses as Offsets from a Base Address	400
Table 168	RBR Bit Definitions	400
Table 169	THR Bit Definitions	401
Table 170	DIL Bit Definitions	۰۰۰۰۳ ۵۵۶
Table 171	DI H Bit Definitions	<u>4</u> 02
Table 172	IER Bit Definitions	20∓ 2012
10010 172.		+03



Table 173:	Interrupt Conditions	406
Table 174:	IIR Bit Definitions	406
Table 175:	Interrupt Identification Register (IIR) Decode	407
Table 176:	FCR Bit Definitions	410
Table 177:	LCR Bit Definitions	411
Table 178:	MCR Bit Definitions	413
Table 179:	LSR Bit Definitions	416
Table 180:	MSR Bit Definitions	419
Table 181:	SCR Bit Definitions	420
Table 182:	ISR Bit Definitions	420
Table 183:	FOR Bit Definitions	422
Table 184:	ABR Bit Definitions	423
Table 185:	ACR Bit Definitions	423
Table 186:	CIR I/O Signals	425
Table 187:	Symbol Look-Up Table	429
Table 188:	Manchester Machine	430
Table 189:	Register Summary	433
Table 190:	CIRPW Bit Definitions	434
Table 191:	CIRMP Bit Definitions	434
Table 192:	CIRN0 Bit Definitions	435
Table 193:	CIRN1 Bit Definitions	435
Table 194:	CIRS0 Bit Definitions	436
Table 195:	CIRS1 Bit Definitions	436
Table 196:	CIRNS Bit Definitions	437
Table 197:	CIRBUFF Bit Definitions	437
Table 198:	CIRCR Bit Definitions	438
Table 199:	Enable Bits	439
Table 200:	CIRIR Bit Definitions	439
Table 201:	Pulse Width Modulator I/O Signal Descriptions	441
Table 202:	PWM Control Registers	445
Table 203:	PWMCR0x Bit Definitions	447
Table 204:	PWMDCRx Bit Definitions	448
Table 205:	PWMPCRx Bit Definitions	448
Table 206:	PXA3xx Processors Feature Differences	451
Table 207:	USIM Controller Signals Summary	452
Table 208:	USIM SmartCard Pinout	454
Table 209:	DCSR Setup to Ignore EOR	471
Table 210:	USIM Controller Register Summary	471
Table 211:	RBRx Bit Definitions	473
Table 212:	THRx Bit Definitions	474
Table 213:	IERx Bit Definitions	475
Table 214:	IIRx Bit Definitions	477
Table 215:	FCRx Bit Definitions	479
Table 216:	FSRx Bit Definitions	480

Table 217:	ECRx Bit Definitions	480
Table 218:	LCRx Bit Definitions	482
Table 219:	USCCRx Bit Definitions	484
Table 220:	LSRx Bit Definitions	485
Table 221:	Number of ETU Between a Transmitted Byte Leading Edge in Different Protocols	486
Table 222:	EGTR Bit Definitions	487
Table 223:	Block Guard Time Specified in 3G TS 31.101	487
Table 224:	BGTRx Bit Definitions	488
Table 225:	TORx Bit Definitions	488
Table 226:	CLKRx Bit Definitions	489
Table 227:	DLRx Bit Definitions	490
Table 228:	FLRx Bit Definitions	491
Table 229:	CWTRx Bit Definitions	492
Table 230:	BWTRx Bit Definitions	492
Table 231:	Two-Wire Serial Interface Signal Descriptions	494
Table 232:	TWSI Bus Definitions	494
Table 233:	Modes of Operation	497
Table 234:	START and STOP Bit Definitions	498
Table 235:	Master Transactions	505
Table 236:	Slave Transactions	510
Table 237:	General Call Address Second Byte Definitions	514
Table 238:	Standard Two-Wire Serial Interface Register Addresses	515
Table 239:	ICR Bit Definitions	516
Table 240:	ISR Bit Definitions	519
Table 241:	ISAR Bit Definitions	521
Table 242:	IDBR Bit Definitions	522
Table 243:	IBMR Bit Definitions	522



Universal Serial Bus Device Controller

The universal serial bus (USB) device includes a USB device controller (UDC) with a number, type, and endpoints, interrupts to the processor, and Transmit/Receive FIFO interface. In this discussion of the USB, a working knowledge of the *Universal Serial Bus Specification* is assumed. The UDC is USB 1.1-compliant and supports all standard device requests issued by any certified USB host controller. For a full description of the USB protocol and its operation, refer not only to the specification but also to the following documents:

- On-The-Go Supplement to Universal Serial Bus Specification, Revision 2.0¹
- Pullup/Pulldown Resistors Engineering Change Notice to the USB 2.0 Specification²

The UDC supports 24 endpoints (Endpoint 0 plus 23 programmable endpoints - refer to Section 1.2, "Features" for more details on programmable features). It is a full-speed device that operates half-duplex at a bit rate of 12 Mbps. The serial information transmitted and received by the UDC contains layers of communication protocols as defined in the USB specification, the most basic of which are fields.

1.1 PXA3xx Processor Differences

Table 1 shows the USB device controller differences among the PXA32x, PXA31x, and PXA30x processors. Refer to each individual register for other operating differences.

Table 1: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
USB Device Controller	Supported	Not Supported	Supported

1.2 Features

USB device features are as follows:

- USB Revision 1.1, full-speed compliant device (does not support low-speed operation)
- Supports 24 endpoints, including Endpoint 0 for control in and out and 23 programmable endpoints (A–X). Note that there is no Endpoint "O". Features of the programmable endpoints are as follows:
 - Endpoint type: bulk, isochronous, or interrupt
 - Endpoint direction: in or out
 - Endpoint maximum packet size
 - · Programmable configuration, interface and alternate interface setting numbers
- Four configurations:
 - Three programmable configurations with up to seven interfaces with seven alternate interface settings
 - Default Configuration 0 with one interface and control Endpoint 0
 - Configurable 4 Kbyte memory for endpoint data storage
 - Endpoint 0 memory fixed at 32 bytes (16 for Receive and 16 for Transmit)

 The latest revision of the Pull-up/pull-down Resistors Engineering Change Notice to the Universal Serial Bus 2.0 Specification can be accessed at the Internet site at: http://www.usb.org/

^{1.} The latest revision of the On-The-Go Supplement to Universal Serial Bus Specification Revision 2.0 can be accessed at the Internet site at: http://www.usb.org/



• Endpoint A - X memories configurable to be single-buffer or double-buffered

1.3 Signals

This section describes the UDC signals (see Table 2).

Name	Туре	Description				
USB Full Speed Transceiver Differential Signals - Port 2 Host/Device and OTG (PXA30x Processor only)						
USBOTG_P	Analog	USB Full Speed Host/Device/OTG Port 2 D+ The positive signal of the differential pair that connects to the USB full-speed host, or the USB full-speed device, or the USB OTG interface for Port 2.				
USBOTG_N	Analog	USB Full Speed Host/Device/OTG Port 2 D- The negative signal of the differential pair that connects to the USB full-speed host, or the USB full-speed device, or the USB OTG interface for Port 2.				
USB Full Speed Single-Ended Signals - Port 2 Host/Device and OTG (Refer to Table 20 and Table 22 for more details on port configurations)						
USB_P2_1	Bidirectional	 USB Full Speed Host/Device and OTG Port 2 RCV/INT/SRP The Receive data from an external USB transceiver for port 2 When configured for an external OTG transceiver, this signal is an interrupt input (UP2OCR = 0x4 or 0x5). When configured for an external OTG power controller and the internal transceiver, this signal is the SRP detect input (UP2OCR = 0x6 or 0x7). 				
USB_P2_2	Bidirectional	 USB Full Speed Host/Device and OTG Port 2 OE/Valid Connects to the OE signal of an external USB transceiver for USB port 2. This signal connects to the session valid output of an external OTG power controller. 				
USB_P2_3	Bidirectional	 USB Full Speed Host/Device and OTG Port 2 RXD-/SV The Receive negative data line from an external USB transceiver for port 2. For an external OTG power controller, this signal is the session valid status input. 				
USB_P2_4	Bidirectional	 USB Full Speed Host/Device and OTG Port 2 TXD-/SE0_VM/SRP The Transmit negative data line to an external USB transceiver for port 2. For an external OTG transceiver, this signal is the SE0_VM bidirectional data line. For an external OTG power controller this signal is the SRP enable control output. 				
USB_P2_5	Bidirectional	 USB Full Speed Host/Device and OTG Port 2 RXD+/DAT_VP/VALID40 The Receive positive data line from an external USB transceiver for port 2. For an external OTG transceiver, this signal is the DAT_VP bidirectional data line. For an external OTG power controller this signal is the 4.0 V Vbus valid status input. 				
USB_P2_6	Bidirectional	USB Full Speed Host/Device and OTG Port 2 TXD+ The positive Transmit data line for an external USB transceiver for port 2.				
USB_P2_7	Bidirectional	USB Full Speed Host/Device and OTG Port 2 Speed/OTGID Speed select signal for USB port 2 when configured for an external USB transceiver. Provides the OTG ID configuration using the internal transceiver.				

Name	Туре	Description	
USB_P2_8	Input	 USB Full Speed Host/Device and OTG Port 2 Suspend, and Host Port 2 Power Control Suspend enable for USB port 2 when configured for an external USB OTG transceiver. Controls power to the USB host port 2 (USBHPEN2). 	
NOTE:	USB Port 2 Outp	out Control Register (UP2OCR) for more information on configuring Host Port 2.	

Table 2: USB Device Controller Interface Signals Summary (Continued)

2. Refer to the USB Port 3 Output Control Register (UP3OCR) for more information on configuring Host Port 3.

1.4 UDC Architecture

The UDC consists of four major components: the peripheral bus interface, endpoint memory, endpoint control, and USB interface. The peripheral bus interface contains the UDC Control and Status registers for the endpoint-configuration data and provides the interface between the processor and the UDC. The endpoint memory is a 4-Kbyte SRAM for USB endpoint data storage. It has 32 bytes dedicated to Endpoint 0, and the remainder of its memory can be allocated to any of the 23 programmable endpoints. The endpoint control and USB interface blocks provide the USB functionality. Figure 1 is a block diagram of the UDC and UDC dedicated I/O.

Figure 1: UDC Block Diagram



1.4.1 Peripheral Bus Interface and Control/Status Registers

The UDC is a slave on the internal peripheral device connected to the internal peripheral bus. All software-initiated accesses to the UDC registers and endpoint memory are completed using the internal peripheral bus. The Control and Status registers provide frame-number storage, UDC top-level control and status, interrupt control and status, endpoint control, status and data transfer.

The UDC Control register (UDCCR) provides control and status of internal USB functions. It enables the UDC and indicates the configuration, interface, and alternate interface settings selected by the USB host controller on the USB. Either the processor interrupt mechanisms or polling can be used to determine whether USB activity occurs. The Frame Number register (UDCFNR) holds the frame number contained in the last received start-of-frame (SOF) packet. The UDCCR contains 19 control



and status bits to determine UDC status and control global UDC functions. The UDCCR also contains a status bit to indicate whether the UDC is actively communicating on the USB and a status bit to indicate an unusable endpoint memory configuration. The UDCCR also allows selection of UDC enable for USB operation, UDC resume, and endpoint memory configuration control (see Section 1.5.1 for details on the UDCCR).

Although the UDC can generate only a single interrupt to the processor interrupt controller, there are 53 sources for its interrupt. Each of the 24 endpoints (0 and A–X) has two interrupts: packet complete and FIFO error. In addition, the UDC has five interrupts that can be generated based on USB activity. The interrupt sources are shown in the UDC Interrupt Status registers, which must be read to determine the cause of an interrupt being generated. USB activity is determined by reading the UDC Interrupt Status registers. If polling is used, the Endpoint Control/Status registers can be read to determine activity on the USB.

The UDC Interrupt Control registers contain Interrupt-Enable bits that enable the generation of the UDC interrupt. When an interrupt event occurs, the appropriate status bit in the Endpoint Control/Status register is set, and if the corresponding Interrupt-Enable bit in the Interrupt Control register is set to 1, the appropriate bit in the Interrupt Status register is set and an interrupt is generated. An interrupt is cleared by setting the appropriate bit in the Interrupt Status registers (see Section 1.5.2 and Section 1.5.3 for details on the UDC Interrupt Control and Status registers).

Endpoint 0 is the only control endpoint and the only bidirectional endpoint in the UDC, and has characteristics different from the programmable Endpoints A–X. Key characteristics of Endpoint 0 include the following:

- Contains control/status, byte count, and data registers
- Configuration is fixed and does not use a configuration register
- Enabled for every USB configuration and interface.
- Bidirectional endpoint with 32 bytes of USB data storage space allocated in the endpoint memory: 16 bytes of FIFO memory are used for IN data and 16 bytes are used for OUT data.
- USB data space is not double buffered.
- Only endpoint configured and available for USB operation after USB reset and before the USB host controller enumerates the UDC.

1.4.1.1 Endpoint 0

The Endpoint 0 Control/Status and Byte Count registers provide the status of the Endpoint 0 In and Out buffers. The Receive-FIFO-Not-Empty (UDCCSR0[RNE]) bit and Out-Packet-Complete (UDCCSR0[OPC]) bit are set when a complete data packet is received from the USB host controller. If the packet is part of a SETUP transaction, the setup active (UDCCSR0[SA]) bit is also set. The UDC flushes the Endpoint 0 Transmit FIFO after it receives an OUT data packet from the USB host controller. The Byte Count register (UDCBCR0) indicates the number of bytes of data to be unloaded from the Receive buffer. As data is read from the Endpoint 0 Receive buffer using the Endpoint 0 Data register (UDCDR0), the Byte Count register value decrements to indicate the number of bytes remaining in the buffer. When all of the data is unloaded from the Receive buffer, the UDC clears UDCCSR0[RNE] to indicate that the Receive buffer is empty. After reading all of the data from the Endpoint 0 Receive buffer, software must clear UDCCSR0[OPC] so the buffer can receive another USB data packet. Software must also set UDCCSR0[IPR] to enable the UDC to ACK the status stage of the control transaction. Set UDCCSR0[IPR] for each packet transferred because the USB host controller can terminate a transaction with a premature status stage.

Loading a maximum packet size of 16 bytes into the Endpoint 0 Transmit FIFO automatically sets UDCCSR0[IPR]. UDCCSR0[IPR] must be set explicitly to indicate that a complete packet is loaded If fewer than 16 bytes are loaded into the Endpoint 0 Transmit FIFO. When the data is transmitted to the USB host controller, the UDC clears UDCCSR0[IPR] to indicate that the packet has been sent successfully (see Section 1.5.7, Section 1.5.9 and Section 1.5.10 for details on Endpoint 0 registers).

1.4.1.1.1 Back-to-Back Setup Packets

Logic is controlled by the OPC Disable FIFO Clear bit (UDCCSR0[ODFCLR] to prevent the inadvertent flushing of back-to-back Setup packets due to delays in clearing an OPC that was generated during a previous Setup status phase. The following describes the sequence when the bit is cleared (default reset value):

- Host sends a Setup packet (Get_descriptor) and it causes the following hardware changes to the UDCCSR0
 - UDCCSR0[OPC] = 1 Out packet complete
 - UDCCSR0[FTF] = 1 for one system clock Flush the Transmit FIFO
 - UDCCSR0[RNE] = 1 Receive FIFO not empty
 - UDCCSR0[SA]= 1 Setup Active
 - UDCBCR0 = 8 Byte Count = 8 (size for a Get_descriptor packet)

1.4.2 If enabled, the UDC sends an interrupt

- Software processes the Get_descriptor packet
 - Software reads UDCBCR0 = 8
 - Software reads Receive FIFO data (UDCDR0) UDCBCR0 decrements by 4 each time this
 register is read; the UDCCSR0[RNE] bit is cleared by hardware when UDCBCR0
 decrements to 0
 - Software clears UDCCSR0[OPC] and UDCCSR0[SA] The UDC NAKs any data packets if the UDCCSR0[OPC] is not cleared
- Software prepares the data to be sent to the host:
 - Software writes Transmit FIFO data (UDCDR0) with the appropriate data
 - Software sets UDCCSR0[IPR] = 1
- Host sends data packet request(s) (DATA_IN)
 - UDC transmits the data
 - UDCCSR0[IPR] is cleared by hardware
 - Multiple passes of setting UDCCSR0[IPR], data request, and data Transmit may be required depending on the amount of data that was requested by the host in the Setup packet
- If the data is received successfully by the host, the host sends a zero-length Status packet (STATUS_OUT)
 - UDCCSR0[OPC] = 1 Out packet complete
 - UDCCSR0[FTF] = 1 for one system clock Flush the Transmit FIFO
 - UDCBCR0 = 0 Byte Count = 0 (size for a STATUS_OUT packet)
 - UDCCSR0[SA] = 0, UDCCSR0[RNE] = 0
 - If enabled, the UDC sends an interrupt

IF THE STATUS OPC IS CLEARED BEFORE NEXT SETUP PACKET

- Software processes the STATUS_OUT packet
 - Software reads UDCBCR0 = 0
 - Software clears OPC The UDC cannot NAK any Setup packets

IF THE STATUS OPC IS CLEARED AFTER THE NEXT SETUP PACKET

- Software processes the STATUS_OUT packet
 - Software reads UDCBCR0 = 0



- Host sends a SETUP packet (that is, Get_descriptor) and it causes the following hardware changes to the UDCCSR0:
 - UDCCSR0[OPC] remains set to 1
 - UDCCSR0[FTF] = 1 for one system clock but the FIFO is not actually flushed
 - UDCCSR0[RNE] = 1
 - UDCCSR0[SA] = 1 Setup Active
 - UDCBCR0 = 0 Internal Byte Count = 8 but the actual Read value is 0
 - FIFO Overrun (UDCISR1[1]) is set if the interrupt is enabled
 - If enabled, the UDC sends an interrupt
- Software continues to processes the STATUS_OUT packet:
 - Software clears UDCCSR0[OPC]
 - Hardware:
 - -Clears UDCCSR0[OPC] for one system clock and then flops "shadow OPC" into UDCCSR0[OPC]
 - -Clears "shadow OPC"
 - -Unmasks the Read value of BC, indicating 8 bytes
 - Software processes the Get_descriptor packet
 - Software reads UDCBCR0 = 8
 - Software reads Receive FIFO data (UDCDR0) UDCBCR0 decrements by 4 each time this
 register is read; the UDCCSR0[RNE] bit is cleared by hardware when UDCBCR0
 decrements to 0
 - Software clears UDCCSR0[OPC] and UDCCSR0[SA]

The following describes the sequence when the bit is written to a 1:

- Host sends a Setup packet (that is, Get_descriptor) and it causes the following hardware changes to the UDCCSR0:
 - UDCCSR0[OPC] = 1 Out packet complete
 - UDCCSR0[FTF] = 1 for one system clock Flush the Transmit FIFO
 - UDCCSR0[RNE] = 1 Receive FIFO not empty
 - UDCCSR0[SA] = 1 Setup Active
 - UDCBCR0 = 8 Byte Count = 8 (size for a Get_descriptor packet)
 - If enabled, the UDC sends an interrupt
- Software processes the Get_descriptor packet:
 - Software reads UDCBCR0 = 8
 - Software reads Receive FIFO data (UDCDR0) UDCBCR0 decrements by 4 each time this
 register is read; the UDCCSR0[RNE] bit is cleared by hardware when UDCBCR0
 decrements to 0
 - Software clears UDCCSR0[OPC] and UDCCSR0[SA] The UDC NAKs any data packets if the UDCCSR0[OPC] is not cleared
- Software prepares the data to be sent to the host
 - Software writes Transmit FIFO data (UDCDR0) with the appropriate data
 - Software sets UDCCSR0[IPR] = 1
- Host sends data packet request(s) (DATA_IN)
 - UDC transmits the data

- UDCCSR0[IPR] is cleared by hardware
- Multiple passes of setting UDCCSR0[IPR], data request, and data Transmit may be required depending on the amount of data that was requested by the Host in the Setup packet.
- If the data is received successfully by the host, the host sends a zero-length status packet (STATUS_OUT):
 - UDCCSR0[OPC](UDCCSR0[0] = 1 Out packet complete
 - UDCCSR0[FTF] = 1 for one system clock Flush the Transmit FIFO
 - UDCBCR0 = 0 Byte Count = 0 (size for a STATUS_OUT packet)
 - UDCCSR0[SA] = 0, UDCCSR0[RNE] = 0
 - If enabled, the UDC sends an interrupt

STATUS UDCCSR0[OPC]CLEARED BEFORE NEXT SETUP PACKET

- Software processes the STATUS_OUT packet
 - Software reads UDCBCR0 = 0
 - Software clears UDCCSR0[OPC] the UDC cannot NAK any Setup packets
- Host sends a Setup packet (Get_descriptor), which causes the following hardware changes to the UDCCSR0:
 - UDCCSR0[OPC] = 1 Out packet complete
 - UDCCSR0[FTF] = 1 for one system clock Flush the Transmit FIFO
 - UDCCSR0[RNE] = 1 Receive FIFO not empty
 - UDCCSR0[SA] = 1 Setup Active
 - UDCBCR0 = 8 Byte Count = 8 (size for a Get_descriptor packet)
 - If enabled, the UDC sends an interrupt

STATUS UDCCSR0[OPC] NOT CLEARED BEFORE NEXT SETUP PACKET

- Software processes the STATUS_OUT packet
 - Software reads UDCBCR0 = 0
- Host sends a SETUP packet (that is, Get_descriptor), which causes the following hardware changes to the UDCCSR0:
 - UDCCSR0[OPC] = 1 Out packet complete
 - UDCCSR0[FTF] = 1 for one system clock Flush the Transmit FIFO
 - UDCCSR0[RNE] = 1 Receive FIFO not empty
 - UDCCSR0[SA] = 1 Setup Active
 - UDCBCR0 = 8 Byte Count = 8 (size for a Get_descriptor packet)
 - FIFO Overrun (UDCISR1[1]) is set if the interrupt is enabled
- Software clears UDCCSR0[OPC]
 - UDCCSR0[SA] is cleared and FIFO is flushed
 - Causes UDCBCR0 and UDCCSR0[RNE] to clear
 - Second setup packet is missed

1.4.2.1 Endpoints A through X

Each of the 23 programmable endpoints, referred to as Endpoints A–X, has a Configuration register, Control/Status register, Byte Count register, and a Data register. The Configuration registers set the configuration, interface, alternate setting and endpoint numbers, and maximum packet size, as well as enable double-buffering for each endpoint. The Configuration registers can be written only when the UDC is not enabled (UDCCR[UDE] is clear). When UDCCR[UDE] is set, the endpoint



configurations are loaded into the USB interface block and are set to read-only access (refer to Section 1.4.3 for information on configuring the programmable endpoints).

The Control/Status, Byte Count, and Data registers control the operation of each endpoint after enumeration. If an endpoint has double-buffering disabled, the Control/Status and Byte Count registers provide the status of the endpoint buffer. If the endpoint is configured as an Out endpoint, the FIFO Service (FS) and Packet-Complete (PC) bits in the Endpoint Control/Status register are set when a complete data packet is received from the USB host controller.

The Byte Count register of each endpoint indicates the number of data bytes to be unloaded from the buffer. As data is read from the FIFO memory using the Data register, the corresponding Byte Count register value is decremented to indicate the number of bytes remaining in the buffer. When all data is unloaded from the FIFO memory, the UDC clears the FS and Buffer-Not-Empty/ Buffer-Not-Full (BNE/BNF) bits in the Control/Status register and the Byte Count (BC) bit in the Byte Count register to indicate that the current buffer is empty. After reading all of the data from the Endpoint buffer, software must clear the PC bit in the corresponding Control/Status register.

If an Out endpoint has double-buffering enabled, the Control/Status and Byte Count registers provide the status of the Endpoint buffer that is currently active. The FS, PC, and BNE/BNF bits in the Endpoint Control/Status register are set when the first buffer receives a complete data packet. The Data register can be used to unload data from the first buffer. The Control/Status and Byte Count registers continue to hold the status of the first buffer until software clears the PC bit in the Control/Status register.

As the data is read from the first Receive buffer, the value in the Byte Count register is decremented and indicates the number of data bytes still to be read from the first buffer in the FIFO memory. The Byte Count register and the BNE/BNF bit in the Control/Status register are cleared when all data in the first buffer is read. If a second packet is received before all of the data is read from the first buffer, the FS bit continues to be set after the first buffer is read. However, the second packet of data does not set the PC bit until after software clears the PC bit.

The PC bit must be cleared to update the Control/Status and Byte Count registers with the status of the second buffer. The data in the buffer is lost if the PC bit is cleared before all the data in the first Receive buffer is read.

If the second buffer receives a complete data packet, the PC bit is again set to indicate that the Endpoint FIFO has data ready to be unloaded. The BNE/BNF and Byte Count registers indicate the amount of data in the second buffer. At this point, the Data register is used to unload data from the second buffer. The Control/Status and Byte Count registers continue to hold the status of the second buffer until software again clears the PC bit. Only after all of the data is read from the second buffer and software clears the PC bit can the PC bit be safely set again. Clearing the PC bit again updates the Control/Status and Byte Count registers to reflect the status of the first buffer (See Figure 2 for the relationship between the data in the Endpoint buffers and the status bits in the Endpoint Control/Status register).



Figure 2: Status Bits for Out Endpoints

The Control/Status register provides the status of the Endpoint buffer if an endpoint is configured as an In endpoint and has double-buffering disabled. The Byte Count register is not used for In endpoints and is reserved. If data is loaded into the Endpoint buffer, but has not been transmitted to the USB host controller, the UDC clears the BNE/BNF and FS bits when a complete packet is loaded into the FIFO memory and is ready for transmission. Either write the maximum packet size to the buffer or set the Short-Packet (SP) bit to indicate that a complete packet is loaded. When the data is successfully transmitted to the USB host controller, the UDC sets the PC bit to indicate that the packet has been sent and the error/status bits in the Control/Status register show the values for the completed transaction. The PC bit must be cleared before more data is loaded for transmission.

If an In endpoint has double-buffering enabled, the Control/Status register provides the status of the Endpoint buffer that is currently active for loading. If both buffers are empty, the BNE/BNF bit is set and the FS bit is set, indicating that the FIFO is empty and requires service. Data is loaded into the first buffer by writing to the Endpoint Data register. The UDC clears the BNE/BNF bit when the current Endpoint buffer is not transmitted but has a complete packet loaded. The FS bit is cleared when both buffers are loaded and are waiting to be transmitted to the USB host controller. The buffers can be loaded with a Maximum packet, a Zero packet, or a Short packet. When one buffer of data is transmitted to the USB host controller, the PC and FS bits are set to indicate that there is



room in the FIFO to load another packet. Software must clear the PC bit in the Control/Status register to allow both the transmission of the second loaded buffer of data and loading of the empty buffer (see Figure 3 for the relationship between data in the endpoint buffers and the status bits in the Endpoint Control/Status register).



Figure 3: Status Bits for In Endpoints

1.4.3 Endpoint Memory Configuration

The Endpoint memory consists of 4 Kbytes of SRAM, arranged as a 1024×32 -bit block and referred to as the Receive FIFO, Transmit FIFO, or FIFO memory throughout this document (Figure 4 shows the unconfigured memory map of the 4 Kbyte SRAM). The Endpoint memory is used to store USB data received from the USB host controller or loaded for transmission to the USB host controller. Thirty-two bytes of the endpoint memory are dedicated for Endpoint 0 USB data storage. Software can allocate the remaining 4064 bytes to Endpoints A–X. The FIFO memory space is flushed and the memory reallocated when software set the Switch Endpoint Memory to Active Configuration bit UDCCR[SMAC], allowing each configuration, interface, and alternate interface setting to allocate the entire 4064 bytes of Endpoint memory for use when that configuration and interface is active. The USB data stored in the 4 Kbyte FIFO SRAM is accessed through the Endpoint Data registers (UDCDR0 and UDCDRA–UDCDRX).



Figure 4: Map of 4-Kbyte SRAM for USB Endpoint Data

Each programmable Endpoint A–X is allocated space in the 4 Kbyte SRAM, up to approximately two times the maximum packet size for the particular endpoint type (if double buffering is enabled). The maximum packet size and double buffering are programmed using the Endpoint Configuration registers UDCCRA–UDCCRX (see Section 1.5.11 for details).

The Endpoint memory is 32 bits wide and is allocated only on 32-bit boundaries. Although isochronous endpoints and interrupt endpoints can be programmed for any maximum packet size up to 1023 bytes and 64 bytes, respectively, if an endpoint is programmed for a maximum packet size that is not 32-bit aligned, its FIFO memory space is allocated up to the next valid 4-byte boundary.

For example, if an isochronous endpoint is configured for a maximum packet size of 317 bytes, the endpoint is allocated 320 bytes of FIFO memory space for each buffer. The additional 3 bytes of allocated FIFO memory space is not used and cannot be accessed. If this endpoint were programmed to be double buffered, it would use a total of 640 bytes of FIFO memory space (320 bytes \times 2). In addition, any packet that is less than the programmed maximum packet size is considered to occupy the entire buffer. For example, in a double buffered Out endpoint, a short or Zero packet completely occupies one of the buffers, leaving the adjacent buffer open for loading.

When an endpoint with a packet that is not 32-bit aligned is loaded, software must write all data as 32-bit accesses except for the final, partial-word Write. The last word Write can be written as 8-, 16or 24-bit accesses. For example, if a 15-byte packet is to be transmitted, software must write the first 12 bytes as three 32-bit accesses. The last three bytes can be written as either 3 byte writes, 1 byte Write and one half-word Write or as one 24-bit access (if it is loaded by the DMA controller). No other accesses to the Endpoint memory can be less than 32-bit accesses. All reads must be 32-bit accesses.

Table 3 shows the types of endpoints, the direction that can be programmed for each type, and the maximum packet sizes available. The Bulk, Isochronous, and Interrupt endpoints can be programmed as double buffered so that one packet can be processed while the next is assembled. If an In endpoint is double buffered, software can load the endpoint data into the second Transmit buffer while data from the first buffer is transmitted. Similarly, when an Out endpoint is unloaded, the



UDC can continue to process the next incoming packet to that endpoint. Endpoint 0 has 32 bytes of FIFO memory space, 16 bytes for IN data, and 16 bytes for OUT data, and it is not double buffered.

Endpoint Type	UDC Endpoint	Endpoint Direction	Maximum Packet Size (bytes)	Allocated Memory if Single Buffer Enabled (bytes)	Allocated Memory if Double Buffer Enabled (bytes)
Control	0	In/Out	16	32 (16 for In, 16 for Out)	N/A
Bulk	A–X	In or Out	8, 16, 32, or 64	8, 16, 32, or 64	16, 32, 64, or 128
Isochronous	A–X	In or Out	1–1023	4–1024	8–2048
Interrupt	A–X	In or Out	1–64	4– 64	8–128

Table 3: Example Endpoint Configuration

The total number of bytes of FIFO memory space allocated to all enabled endpoints for each configuration and interface cannot exceed 4064 bytes. The Endpoint configuration is checked and the error is detected if more than 4064 bytes of FIFO memory space is allocated to a single configuration and interface when UDCCR[UDE] is set. As a result, the Endpoint configuration is not loaded, the UDC is not enabled for USB operation, the Endpoint Memory Configuration Error bit UDCCR[EMCE] bit is set, and the UDC clears UDCCR[UDE]. Figure 5 shows the sequence for allocating the FIFO memory, setting Endpoint configuration, and enabling the UDC for USB operation. Actions required by software are *italicized*.


Figure 5: FIFO Memory and Endpoint Configuration Sequence

If the DMA controller is used to load and unload the Endpoint memory, the DMA channel must be programmed with the length set to the maximum packet size and the width set to word (four bytes). If the programmed I/O (PIO) method (processor transfers to/from memory directly) is used to load and unload the Endpoint memory, it must be accessed as a 32-bit read or 32-bit Write. When using the PIO method to load data for transmitting, four bytes must be loaded at a time unless the packet size is not 4-byte aligned; if so, the final word Write can contain less than four data bytes.

The memory space in the FIFO that is allocated to an endpoint (outside the space needed for the maximum packet size) is unused if an In endpoint maximum packet size is not 32-bit aligned. Similarly, four bytes at a time must be unloaded when the core is used to unload received (out) data. The Endpoint Byte Count register indicates the number of bytes to be read from the FIFO memory space, and decrements by four until the last Read occurs.

If an Out Endpoint maximum packet size is not 32-bit aligned, the 32-bit read of the FIFO memory space allocated to the endpoint (outside of the maximum packet size) produces unknown results and the Byte Count register decrements by the number of valid bytes read. For example, in Figure 6 FIFO memory space is unloaded by reading the Endpoint Data register and decrementing the Byte Count register for an Out endpoint with a maximum packet size of 13 bytes. In Figure 7, FIFO memory space is loaded by writing the Endpoint Data register for an In endpoint with a maximum packet size of 13 bytes.



Figure 6: Example Data Ordering and FIFO Organization for Out Endpoints



Figure 7: Example Data Ordering and FIFO Organization for In Endpoints



If the USB host controller requests IN data and no packet is loaded into the Endpoint FIFO memory, the Transmit/Receive NAK (TRN) bit in the Endpoint Control/Status register (UDCCSRx[TRN]) is set and one of the following actions is taken:

- The UDC issues a NAK handshake to the host controller if the endpoint is configured as a Bulk or Interrupt endpoint.
- The UDC sends a zero-size packet if the endpoint is configured as an Isochronous endpoint, and if enabled, the FIFO error interrupt for the affected endpoint is generated.

If the USB host controller transmits OUT data while the Endpoint buffer is full, the Transmit/Receive NAK (TRN) bit in the Endpoint Control/Status register, UDCCSRx[TRN] is set and one of the following actions is taken:

- The UDC sends a NAK handshake to the host if the endpoint is configured as a Bulk or Interrupt endpoint.
- The isochronous data packet is dropped if the endpoint is configured as an Isochronous endpoint, and the FIFO Error interrupt for the affected endpoint is generated, if enabled.

If the USB host controller transmits more OUT data than the maximum size packet for a Bulk or Interrupt endpoint, the UDC does not send any handshake to the host controller, causing the host controller to time out. If the USB host controller transmits more OUT data than the maximum size packet for an Isochronous endpoint, the UDC sets the Data Packet Error (DPE) bit in the Endpoint Control/Status register, UDCCSRx[DPE].

1.4.3.1 DMA Access to Endpoint Memory

The DMA controller (DMAC) can be used to load and unload the Endpoint memory. The DMA and the Endpoint Control and Configuration registers must be set to the correct values to ensure proper operation. The Endpoint Control registers must have the DMA enable (DME) bit set to enable the

DMA request for the endpoint. The DMA channel must be programmed with the width set to Word (four bytes). The DMA Descriptor must be set to access data from the correct address as required by the current Endpoint Memory configuration. The UDC can operate without causing interrupts when the UDC and DMA are set for DMA loading and unloading of Endpoint memory.

Note

Disable the DMA-Enable (DME) bit only when the DMA channel is stopped.

When an Out endpoint receives any packet, except a Zero-size packet, the UDC asserts a DMA request for that endpoint. The DMA controller receives the request and responds to it by unloading the data from the Endpoint buffer. Then, the UDC negates the DMA request. The DMA controller continues to read the data until either the maximum packet size or the End of Descriptor is reached (see Figure 8 for a DMA Descriptor for Out endpoint FIFO servicing). If the DMAC stops reading data from the Endpoint buffer because it reaches the end of the Descriptor, more data can still reside in the Endpoint buffer. The processor must read any data remaining in the Endpoint buffer, or the data may be lost.

If the Short-Packet (SP) bit in the Endpoint Control register is not set, the Packet-Complete (PC) bit in the Endpoint Control register is cleared when the DMAC unloads all of the data from the current Endpoint buffer. If the SP bit in the Endpoint Control register is set, indicating the packet in the Endpoint buffer is a short packet, the UDC asserts a DMA request for the endpoint, and the DMAC receives the request and responds to the request by unloading the data from the Endpoint buffer. When all data in the Endpoint buffer is unloaded, the UDC generates an interrupt to the processor, indicating that the SP bit must be cleared. The processor must clear the PC bit so that the Endpoint buffer can receive more data. The SP bit is cleared automatically when PC is cleared.

If the SP bit in the Endpoint Control register is set, indicating that the packet in the Endpoint buffer is a Short packet and no data was received with the packet (a Zero-size packet), the UDC does not assert a DMA request for the endpoint, but generates an interrupt to the processor indicating that the SP bit must be cleared. The processor must clear the PC bit so that the Endpoint buffer can receive more data. The SP bit is cleared automatically when the PC is cleared.

Figure 8: DMA Descriptors for Out Endpoint FIFO Servicing

```
DSCRx.StopIrqEn = 1
Data Transferring Descriptor
desc[0].ddadr = Descriptor Address = Second Descriptor
desc[0].dsadr = UDCDRx
desc[0].dtadr = Internal or External memory
desc[0].dcmds = IncTrgAddr = 1, FlowSrc = 1, Size = software selected, Width =
3, Len = transfer length (may be multiple packets)
```

When an In endpoint with the DME bit set has an empty buffer, the UDC asserts a DMA request for that endpoint. The DMA controller receives the request and responds to it by loading data into the Endpoint FIFO. When the DMA controller responds to the request, the UDC negates the DMA request. The DMA controller must load either a Maximum size packet or a Short packet and set the SP bit in the Endpoint Control register to enable the packet for transmission. The DMA Descriptor must be programmed to write the SP bit when needed. Figure 9 illustrates the use of DMA chained Descriptors to load multiple packets of USB data for transmission to the USB host controller. The first Descriptor is used to load a maximum size packet, and the second Descriptor is used to set the SP bit. For In endpoints, the Descriptor length must be set to the maximum packet size and multiple Descriptors used to send multiple packets except when the maximum packet size is a multiple of the DMA burst size. In this instance, the Descriptor length can be set to the entire transfer length. For details on setting the DMA channel registers and Descriptors, refer to the DMA controller chapter.



Figure 9: DMA Descriptors for In Endpoint FIFO Servicing

```
DSCRx.StopIrqEn = 1
First Descriptor
Data Transferring Descriptor
desc[0].ddadr = Descriptor Address = Second Descriptor
desc[0].dsadr = Internal or External memory
desc[0].dtadr = UDCDRx
desc[0].dcmds = IncSrcAddr = 1, FlowTrg = 1, Size = software selected, Width =
3, Len = maximum packet size
Second Descriptor
SP bit setting descriptor for the last packet
desc[0].dcadr = Stop = 1
desc[0].dsadr = Internal or External Memory location with Data = 0x0000080
desc[0].dtadr = UDCCSRx
desc[0].dcmds = Width = 3, Len = 4, FlowSrc = 0, FlowTrg = 0
```

1.4.3.2 USB Configurations and Interfaces

Figure 10 shows the configurations, interfaces, and alternate interface settings that are available in the UDC. Configuration 0 has a fixed FIFO memory space allocation of 32 bytes used for Endpoint 0 and is the only configuration available on the USB until the USB host controller enumerates the UDC. The endpoint memory allocations for configurations 1, 2, and 3 are programmable.





Figure 11 shows an example of two configurations (0 and 1). Configuration 1 has two interfaces and a total of five alternate interface settings that are each assigned a unique set of endpoints from endpoints A–X. Each programmable endpoint A–X can be assigned only one configuration,

interface, and alternate interface setting. These endpoints can be assigned any USB endpoint number, type, direction, and maximum packet size with the total allocated FIFO memory space for each configuration, interface, and alternate interface setting not exceeding 4064 bytes.

Figure 11: Example of Two UDC Configurations



When the USB host controller executes a Set_configuration or Set_interface command and the Configuration-Change interrupt is enabled, an interrupt is generated. Any data residing in the Endpoint memory must be unloaded, and UDCCR[SMAC] must be set to flush the Endpoint memory and reallocate the memory according to the new configuration, interface, and alternate interface setting. Any data remaining in the Endpoint FIFO is lost when the Endpoint memory is flushed. The UDC clears UDCCR[SMAC] after the Endpoint memory reallocation completes. The UDC completes the status stage of the Set_configuration and Set_interface commands regardless of the UDCCR[SMAC] value.

Table 4 shows an example of the memory allocated for endpoints defined by a configuration, interface, and alternate interface setting.

This configuration has only six of the 23 programmable endpoints enabled, but uses 2968 bytes of the 4064 bytes available.

Endpoint	Endpoint Number	Endpoint Type	Endpoint Direction	Double- Buffering Enabled	MPS (bytes)	Allocated FIFO Space (bytes)
А	1	Isochronous	Out	Yes	1023	2048
В	2	Bulk	Out	No	64	64
С	3	Bulk	In	Yes	32	64
D	4	Isochronous	In	Yes	387	776
E	5	Interrupt	In	No	16	16
TOTAL				•	•	2968

Table 4: Maximum Packet Size Example

Each configuration programmed for each interface must use the same amount of Endpoint memory across its alternate settings. Dummy endpoints must be programmed to equalize the endpoint memory storage, if necessary. The physical endpoints must be chosen in ascending order.



1.4.3.3 Example Endpoint Configuration

The programmable Endpoints A–X can be configured to respond as any USB endpoint number from 1 through 15; as any type: Isochronous, Interrupt or Bulk; and either direction: in or out. All programmable Endpoints A–X must be configured before the UDC is enabled for USB operation. Configuring a programmable endpoint defines the configuration and interface where the endpoint is active, the USB endpoint number, type and direction, and the maximum packet size and type of buffering to be used for storing the endpoint data.

Figure 12 shows an example configuration setting that can be used for the UDC. In this example, the UDC setup is defined as having two configurations: the default Configuration 0 and a softwareprogrammed Configuration 1. Configuration 1 is defined to have two interfaces (0 and 1). Interface 0 has two alternate interface settings (0 and 1), and Interface 1 has three alternate interface settings (0, 1, and 2). Each alternate interface setting has a set of endpoints to implement that interface. The Endpoint Configuration registers are used to configure each UDC Endpoint A–X for its use within the configuration.





Table 5 lists each of the USB physical endpoints and the UDC programmable endpoint assigned to implement it. In Table 5, each UDC endpoint has a unique USB endpoint number. Although endpoint numbers can be duplicated across configurations, they cannot be duplicated within a single configuration; even if the endpoint direction is different, the endpoint number must be unique for each endpoint within a single configuration. Endpoint 0 is the only endpoint number that is duplicated within a configuration.

USB			UDC	;					
Config Number	lF Number	Alternate Interface Setting	EP Number	EP	Config Register	Double Buffered	Config Register Value	EP Memory Allocated	
All	All	All	0	0	_	No	_	32	
1	0	0	1	Α	UDCCRA	No	0x0200_F041	16	
1	0	0	2	В	UDCCRB	Yes	0x0201_3203	256	
1	0	1	3	С	UDCCRC	No	0x0209_F081	32	
1	0	1	15	D	UDCCRD	Yes	0x020A_F7FF	1024	
1	1	0	5	E	UDCCRE	No	0x0440_F021	8	
1	1	0	6	F	UDCCRF	Yes	0x0441_4043	32	
1	1	1	7	G	UDCCRG	No	0x044B_F041	16	
1	1	1	4	н	UDCCRH	Yes	0x044C_C083	64	
1	1	1	9	I	UDCCRI	Yes	0x0449_3083	64	
1	1	2	8	J	UDCCRJ	Yes	0x0650_F083	64	
1	1	2	11	К	UDCCRK	Yes	0x0651_4103	128	
1	1	2	12	L	UDCCRL	Yes	0x0652_3203	256	
-	-	—	-	М	UDCCRM	No	0x0000_0000	0	
_	_	—	—	N	UDCCRN	No	0x0000_0000	0	
_	_	—	—	Р	UDCCRP	No	0x0000_0000	0	
_	_	—	—	Q	UDCCRQ	No	0x0000_0000	0	
_	_	—	—	R	UDCCRR	No	0x0000_0000	0	
_	-	—	-	S	UDCCRS	No	0x0000_0000	0	
_	-	—	-	Т	UDCCRT	No	0x0000_0000	0	
_	_	_	_	U	UDCCRU	No	0x0000_0000	0	
_	_	_	_	V	UDCCRV	No	0x0000_0000	0	
_	_	_	_	W	UDCCRW	No	0x0000_0000	0	
_	_	_	_	Х	UDCCRX	No	0x0000_0000	0	

Table 5:	UDC Endpoint Configuration fo	or Example USB Configuration
----------	-------------------------------	------------------------------

The 23 endpoints can be programmed to support USB endpoints throughout the three possible configurations, eight possible interfaces, and eight possible alternate interface settings. Clear UDCCR[UDE] before loading the Configuration registers. When UDCCR[UDE] is clear, the UDC Endpoint Configuration registers allow write accesses, the USB I/O signals are three-stated, and the



UDC cannot respond to USB host controller commands. Program the USB Endpoint Configuration registers and, when finished, load the Configuration registers into the USB interface block by setting UDCCR[UDE]. The USB Configuration registers are read-only when UDCCR[UDE] is set; the UDC memory allocation is checked. If the allocated memory space is valid, the endpoint configurations are loaded into the USB interface block, and the UDC is enabled for USB operation.

1.4.4 UDC Device Requests

The UDC Endpoint Control, Status, and Data registers are used to control and monitor the Transmit and Receive FIFOs for all UDC endpoints. The USB host controller controls all other UDC configuration and status reporting through the USB using device requests. Device requests are sent as control transfers to Endpoint 0. Each control-transfer Setup packet to Endpoint 0 is 8 bytes long and specifies the following:

- Data transfer direction: USB host controller to UDC, UDC to USB host controller
- Data transfer type: standard, class, vendor
- Data recipient: device, interface, endpoint, other
- Number of bytes to transfer
- Index or offset
- Value: used to pass a variable-sized data parameter
- Type of request.

The UDC decodes and responds to all but three of the standard-device requests with no software intervention. The UDC accepts the data and updates the appropriate internal UDC registers for the standard device requests Set_address, Set_feature, and Clear_feature. The data for these device requests is not forwarded to software through the Endpoint FIFO memory.

For Get_configuration, Get_interface, and Get_status, the UDC sends the appropriate response to the USB host controller with no software intervention and the device request is not forwarded to the software through the Endpoint FIFO memory.

Get_desciptor, Set_descriptor, and Synch_frame commands are passed through the Endpoint FIFO memory to software in response to the:

- Get_descriptor command, software must return a description of the UDC configuration.
- Synch_frame command, software must return the frame number for the requested isochronous endpoint or Stall Endpoint 0 if the Synch_frame command is sent for an endpoint that is not configured as isochronous.

Software must also handle vendor and class-specific requests. The UDC automatically manages the status stage of the control transfer and requires no software intervention.

If the host sends a Set_configuration or Set_interface transaction, the UDC accepts the data and updates the appropriate internal UDC registers. The data from these device requests is not forwarded to software through the Endpoint FIFO memory. The configuration and interface numbers are stored in the UDCCR. If UDCCSR0[ACM] is set, the UDC sends a NAK packet in the handshake phase of the SETUP transaction until the software sets UDCCSR0[AREN]. When AREN is set, the UDC sends an ACK packet for the handshake from the UDC to the host. If ACM is cleared, the UDC sends the appropriate response to the USB host controller with no software intervention.

The UDC sends an interrupt to the core when the USB host controller sends a Set_configuration or Set_interface command and the Interrupt-Enable bit for configuration change is set. Unload any data in the Endpoint memory and set UDCCR[SMAC] to flush the Endpoint memory and enable the UDC to allocate the Endpoint memory to the endpoints that are active in the new configuration or interface selected by the USB host controller. After the USB host controller sends a Set_configuration or Set_interface command, the UDC does not receive or transmit any Bulk, Interrupt, or Isochronous data until software sets UDCCR[SMAC]. When the UDC allocates the Endpoint memory for the new configuration, it is again ready for USB operation.

When UDCCR[UDE] is cleared, the configuration, interface, address, and features assigned or enabled by the USB host controller to the UDC are reset.

When the USB host controller sends a Set_feature command to enable the Device_remote_wakeup feature, the UDCCR[DRWE] (device-remote-wakeup-enable status) is set to indicate that the feature is enabled. When the USB host controller sends a Clear_feature command to disable the Device_remote_wakeupt feature, DRWE is cleared to indicate that the host has disabled the feature. Software can read the UDCCR at any time to determine whether the USB host controller has enabled the Device_remote_wakeup feature.

If the UDC is connected to an on-the-go USB host controller and the USB host controller sends a Set_feature command to enable the on-the-go features, the UDC does not decode the command and responds with a stall unless UDCCR[OEN] (on-the-go enable) is set. When the USB host controller sends a Set_feature command to enable on-the-go specific features and UDCCR[OEN] is set, the On-the-Go status bits in the UDCCR are set to indicate that the feature is enabled. See Section 1.4.8 for details on the On-the-Go operation.

1.4.5 Endpoint Configuration

The UDC can physically support more data channel bandwidth than the USB allows. When responding to the USB host controller, software must specify a legal USB configuration. For example, if software specifies a configuration of six lsochronous endpoints of 256 bytes each, the USB host controller cannot schedule the proper bandwidth and does not take the UDC out of Configuration 0. Software must determine which endpoints to enable for each configuration and interface to ensure that the total number of endpoints allocated FIFO memory space does not exceed the available memory space and that the total maximum packet sizes are valid USB configurations.



Note

Enabled isochronous endpoints must not exceed the bandwidth available for isochronous transfers per USB frame.

Software must configure and enable all endpoints for each USB configuration and interface after a reset of the processor and before the UDC is enabled for USB operation. The USB interface block is held in reset until the UDC is enabled. The UDC I/O signals (USBOTG_P and USBOTG_N) are three-stated and unable to receive any USB host controller commands while the USB interface block is in reset. Program the Endpoint Configuration registers and then set UDCCR[UDE].

After the UDC is enabled, the Endpoint control block checks the programmed Endpoint memory allocations and if they are valid, loads the configuration for all enabled endpoints into the USB interface. It enables the UDC I/O signals for transmission, preparing the UDC for USB operation. The USB host controller must issue a USB reset to the UDC to reset the device. After the USB host controller issues a USB reset, the UDC enables Endpoint 0 and initializes the USB interface block to respond to default address zero. At this point, the UDC is under host control and responds to its commands that are transmitted to Endpoint 0 using control transactions. The USB host controller then enumerates the UDC and assigns the UDC a unique address. Refer to Section 1.4.3 for details on configuring endpoints, and Section 1.5.11 for details on the format and fields of the Endpoint Configuration registers.





Note

The UDC does not check the programmed endpoint configuration, interface, alternate interface and endpoint numbers for proper operation before loading. Unpredictable behavior may occur if the endpoint number or configuration, interface and alternate interface settings are not programmed correctly.

1.4.6 Cable Attach and Detach

The USB host controller provides +5 V on the USB cable to comply with *Universal Serial Bus Specification, Revision 1.1.* Because the processor balls are not 5V tolerant, the power signal must be gated by an external level-shifting device, and the output routed to a GPIO ball, which sends an interrupt to software. When the GPIO indicates an attach event, software must enable the UDC by first configuring the Control and Configuration registers and then setting UDCCR[UDE]. Unload all data from the Endpoint memory first and then disable the UDC by clearing UDE when a Detach event is detected.

1.4.7 Suspend and Resume

The UDC detects the Suspend state if idle persists on the USB for more than 3 ms. An interrupt is sent to the processor if the Suspend interrupt is enabled. When the UDC enters the Suspend state, the processor stops the 48 MHz clock to the UDC and enables the UDC pins USBOTG_P and USBOTG_N to detect the Resume state. If the processor does not enter S2/D3/C4 mode, the state of the UDC is preserved and is ready for Resume detection.

The UDC can exit Suspend in three ways: Resume initiated by the UDC, Resume initiated by the USB host controller, or USB reset. If the USB host controller executes the Set_feature command and enables the device remote-wakeup feature of the UDC, after the UDC enters the Suspend state, it sends a wakeup signal to the USB host controller by setting UDCCR[UDR]. This signal forces the UDC to drive a non-idle state (K state) onto the USB for 3 ms without additional software intervention. The UDC hardware then clears UDR. The UDC waits for the USB host controller to reflect the Resume signal. An interrupt is sent to the processor when the Resume state is detected on the USB and the Resume interrupt is enabled.

The USB host controller can wake up the UDC by driving the non-idle state (K state) as either a Resume or USB reset onto the USB. The UDC pads signal the processor clock manager module to start the 48 MHz clock to the UDC when they detect this non-idle state on the USB. An interrupt is sent to the processor if the appropriate Interrupt Enable is set. Software must take the appropriate action to resume activity.

Refer to the Services module and PMU unit for information on programming for UDC wakeup events from Suspend.

1.4.8 USB On-The-Go Operation

The processor USB device and host controllers can be used to provide A- and B-device On-the-Go (OTG) operation as specified in the *On-The-Go Supplement to the USB 2.0 Specification*¹. The internal OTG transceivers provide on-chip pullup and pulldown resistors as specified in the *Pullup/Pulldown Engineering Change Notice to the USB 2.0 Specification*². OTG operation requires software intervention but interrupts are provided to notify the software of OTG activities including Vbus changes, session detection and OTG ID changes. Use these interrupts along with the OTG

The latest revision of the On-The-Go Supplement to the USB 2.0 Specification can be accessed through the World Wide Web Internet site at: http://www.usb.org/

^{2.} The latest revision of the *Pullup/Pulldown Resistors Engineering Change Notice to the Universal Serial Bus 2.0* Specification can be accessed through the World Wide Web Internet site at: http://www.usb.org/

Control and Status registers to operate as an OTG device. The UDC OTG support includes the following:

- Decode of Set_feature commands with OTG specific selector values
- Control for internal OTG transceiver with multiplexing between UDC and USB host controller (UHC) port 2
- Control for multiplexing between UDC, and UHC Port 2 through GPIOs
- Control, status and interrupt registers for interfacing to external OTG transceivers
- Control, status and interrupt registers for interfacing to external charge pump devices
- OTG ID support

Figure 13 shows the configurations that support OTG operation. Each configuration is discussed in detail.



Note

The PXA32x processor and PXA30x processor do not provide direct connection or control of the USB Vbus.

Figure 13: USB OTG Configurations



1.4.8.1 UDC OTG SET_FEATURE Commands

The UDC can selectively decode Set_feature commands with selector values of 3, 4, or 5 to enable the UDC for use in OTG and non-OTG modes. If a USB host controller sends a Set_feature command to enable OTG features and the OEN bit in the UDC Control Register (UDCCR) is set:

- The UDC decodes the command
- Responds with an ACK on the USB
- The corresponding OTG status bit in the UDC Control Register (UDCCR) is set to indicate that the feature is enabled.

If the USB host controller sends an OTG Set_feature command and UDCCR[OEN] is cleared:



- The UDC does not decode the command
- Responds with a stall on the USB
- Does not set any OTG status bits in the UDCCR.

The reset value for OEN is zero, so set OEN for OTG Set_feature commands to be decoded. Table 6 lists the OTG features and the UDCCR status bits assigned to each. When OEN is set, read the UDCCR at any time to determine whether the USB host controller has enabled the OTG features.

Table 6: On-The-Go Feature Selectors

Feature Selector	Value	UDCCR Status Bit	Description
b_hnp_enable	3	BHNP	B-device enabled for host negotiation protocol
a_hnp_support	4	AHNP	B-device is connected to an A-device port that supports host negotiation protocol
a_alt_hnp_support	5	AALTHNP	B-device is connected to an A-device port that is not capable of host negotiation protocol, but the A-device has an alternate port that is capable

1.4.8.2 Interface to External OTG Transceiver

The UDC contains control, status and interrupt registers to provide seamless interfacing to external transceivers where the internal OTG transceiver (Port 2 transceiver) is not used. External transceivers can be used to provide D+, D– and Vbus driver to the USB. The USB D+ and D– signals are output through GPIO pads, and UP2OCR[SEOS] is used to control multiplexers to select between UDC and USB host controller D+, D– and Transmit Enable signals. In addition, UP2OCR provides the External-Transceiver Suspend (EXSUS) and External-Transceiver Speed (EXSP) Control-Output bits and the External Transceiver-Interrupt Input to interface to the external transceiver. Figure 14 illustrates the OTG connection to an external transceiver.



Figure 14: Connection to External OTG Transceiver

Note

For Figure 14, UP2OCR[SEOS] = 4 for the USB device and UP2OCR[SEOS] = 5 for the USB host.

1.4.8.3 Interface to External Charge Pump Device

The UDC provides control outputs and interrupt inputs to drive and monitor an external charge pump. The USB D+ and D– signals can be output using the internal OTG transceiver (Port 2 transceiver) and the Vbus interface provided by an external charge pump. UP2OCR[HXS] is used to control multiplexers to select between UDC and USB host controller D+, D– and Transmit Enable signals to be output through the USB host controller Port 2 transceiver. In addition, USB Port 2 Output Control Register (UP2OCR) provides the Charge-Pump Vbus-Enable (CPVEN) and Charge-Pump Vbus-Pulse-Enable (CPVPE) Control-Output bits to enable the driving of Vbus and to enable the driving of pulses on Vbus, respectively. Additionally, UP2OCR provides the Vbus-Valid 4.0, Vbus-Valid 4.4, Session-Valid and Session-Request-Protocol-Detected interrupt inputs to interface to the external charge pump. Figure 15 illustrates the OTG connections to an external charge pump.







Note

For Figure 15, UP2OCR[SEOS] = 6 for USB device and UP2OCR[SEOS] = 7 for USB host.

1.4.8.4 Interface to External USB Transceiver

The UDC and USB host controller can interface to a non-OTG external USB transceiver through the single-ended interface with the GPIOs. The GPIOs provide unidirectional connections to an external transceiver and the external transceiver provides bidirectional connections for D+ and D- to the USB. This mode is selected when the SEOS field in the USB Port 2 Output Control Register (UP2OCR) is configured to a value of 2 or 3. Figure 16 illustrates the connection to an external USB transceiver.





Note

For Figure 16, UP2OCR[SEOS] = 2 for USB Device and UP2OCR[SEOS] = 3 for USB host.

 Table 7 and Table 8 list the definitions associated with the possible combinations of data in the external USB Transceiver mode.

P2_6/P3_6	P2_4/P3_4	Result	
0	0	Logic 0	
0	1	Single-Ended Zero (SE0)	
1	0	Logic 1	
1	1	SE0	

 Table 7:
 Output to External USB Transceiver



P2_5/P3_5	P2_3/P3_3	Result
0	0	Single-Ended Zero (SE0)
0	1	Logic 0
1	0	Logic 1
1	1	Error

Table 8: Inputs from External USB Transceiver

1.4.8.5 OTG ID

The UDC provides OTG ID interface support through USB_P2_7. The UDC provides ID output enable (UP2OCR[IDON]) to enable the output for OTG ID reading and the OTG ID interrupt input to detect changes in the OTG ID signal. When IDON is set, the output of USB_P2_7 is enabled and driven high with a weak output driver so when the OTG ID pin on the USB connector is connected to a 100 k Ω resistor, the OTG ID input is a 1. When the OTG ID pin is connected to a 10 Ω resistor to ground, the USB_P2_7 output driver cannot drive OTG ID to a 1, resulting in an OTG ID input of zero. Figure 17 illustrates the interface to OTG ID.

Figure 17: Connection to OTG ID



1.4.9 Low-Power Modes

Refer to the "Clock Controllers and Power Management" chapter *in PXA3xx Processor Family: Vol. I System and Timer Configuration Developers Manual* for details on power modes. The UDC can be awakened from Low-power mode through a USB reset, USB resume, or generic wakeup event on one of the GPIO signals.



Note

The UDC retains internal state during S0/D1/C2 and S0/D2/C2 power modes and does not require programming or enumeration after exiting and returning to S0/D0/C0. However, the FIFO is not state retentive during any Low-power mode, so the data in the FIFO must be serviced prior to entering Low-power mode.

1.4.9.1 S0/D1/C2 and S0/D2/C2 Low-Power Modes

The following programming sequence is required for the UDC unit to enter and exit S0/D1/C2 Low-power mode.

- 1. UDC enters Suspend mode due to lack of USB traffic and informs the Application Subsystem Power Management Unit (APMU) of its status.
- If UDC is Suspend-Enabled, program the GPIO bits to retain their current state (read the current GPIO Multi-Function Pin Register (MFPR) signal value and write that value to the GPIO MFPR) during S0/D1/C2 and S0/D2/C2, except for the V- IN pin, which is programmed for Edge-Detect and is the Wakeup mechanism. Otherwise, in Differential mode, the D+/D- transition is the Wakeup mechanism.
- Write to the Application Subsystem Wakeup from S0/D1/C2 to S0/D0/C0 State Enable register (AD1D0ER) and Application Subsystem Wakeup from S0/D2/C2 to S0/D0/C0 State Enable register (AD2D0ER) to specify the UDC Wakeup mechanism (SE or differential).
- 4. Enter Low-power mode via Writes to the core PWRMODE register (CP14 register).
- 5. The APMU unit waits on the appropriate Wakeup event and then turns on the UDC clock.
- 6. With the return of the clock, the UDC unit detects when a Wakeup event occurred and resumes itself.

1.4.9.2 S2/D3/C4 Low-Power Mode

If the UDC enters the Suspend state before the processor is in S2/D3/C4 mode, the UDC USBOTG_P and USBOTG_N signals are used to detect the Resume state on the USB and resume operation. If the USB host controller tries to access the UDC when the processor is in S2/D3/C4 mode, the USBOTG_P and USBOTG_N signals detect the Resume state and signal the processor to begin the Wakeup sequence. The UDC has lost all state information and the UDC Configuration registers must be reloaded before UDCCR[UDE] is set. The USB host controller must issue a USB reset and re-enumerate the UDC (see the Peripheral module PMU unit for details on the Wakeup sequence and USB operation during S2/D3/C4 mode).

If the UDC is disconnected from the USB and the processor is in S2/D3/C4 mode, a GPIO signal must be programmed to detect connection to the USB and to signal the processor to begin the Wakeup sequence. The GPIO signal must be connected through a Level Shifter to the USB power signal to detect connect/disconnect to the USB. The UDC has lost all state information and software must load the UDC Configuration register and enable the UDC before the UDC can be ready for USB operation.

The following programming sequence is required for the UDC unit to enter and exit S2/D3/C4 Low-power mode.

- 1. UDC enters Suspend mode due to lack of USB traffic and informs the APMU of its status.
- If UDC is Suspend-Enabled, program the GPIO Multi-Function Pin Registers (MFPR) bits to retain their current state (read the current GPIO MFPR signal value and write that value to the GPIO MFPR) during S2/D3/C4 except for the V- IN pin, which is programmed for Edge-Detect and is the Wakeup mechanism. Otherwise, in Differential mode, the D+/D- transition is the Wakeup mechanism.
- 3. Write to the Application Subsystem Wake-up from D3 Enable Register (AD3ER) register to specify the UDC Wakeup mechanism (Suspend-Enable or Differential).
- 4. To enter Low-power mode, write to the Core PWRMODE Register (CP14 Register 7).
- 5. APMU unit waits on the appropriate Wakeup event and starts the process to exit D3.
- 6. UDC has lost all state information, requiring a reload of the UDC Configuration registers and an enable of the UDC before the UDC is ready for USB operation. Expect the host to issue a USB reset and re-enumerate the UDC.



1.5 Registers

 Table 9 summarizes the UDC registers and the memory-mapped addresses to access them. The summary table includes the page number of the detailed description for each register for easy reference. The remainder of this section describes the individual registers in detail.

Note

All registers except data registers (UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)) are 32 bits and cannot be addressed as partial bytes.

Table 9: UDC Register Summary

Address	Description	Page	Notes
0x4060_0000	UDC Control Register (UDCCR)	58	
0x4060_0004	UDC Interrupt Control Register 0 (UDCICR0)	65	
0x4060_0008	UDC Interrupt Control Register 1(UDCICR1)	67	
0x4060_000C	UDC Interrupt Status Register 0 (UDCISR0)	72	
0x4060_0010	UDC Interrupt Status Register 1(UDCISR1)	74	
0x4060_0014	UDC Frame Number Register (UDCFNR)	76	
0x4060_0018	UDC OTG Interrupt Control Register (UDCOTGICR)	75	
0x4060_001C	UDC Interrupt Status Register 1(UDCISR1)	71	
0x4060_0020	USB Port 2 Output Control Register (UP2OCR)	77	
0x4060_0024	USB Port 3 Output Control Register (UP3OCR)	83	
0x4060_0028- 0x4060_00FC	Reserved		
0x4060_0100	UDC Endpoint 0 Control Status Register (UDCCSR0)	85	Endpoint 0
0x4060_0104	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint A
0x4060_0108	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint B
0x4060_010C	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint C
0x4060_0110	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint D
0x4060_0114	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint E
0x4060_0118	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint F
0x4060_011C	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint G
0x4060_0120	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint H
0x4060_0124	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint I

Copyright © 2009 Marvell

Address	Description	Page	Notes
0x4060_0128	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint J
0x4060_012C	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint K
0x4060_0130	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint L
0x4060_0134	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint M
0x4060_0138	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint N
0x4060_013C	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint P
0x4060_0140	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint Q
0x4060_0144	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint R
0x4060_0148	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint S
0x4060_014C	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint T
0x4060_0150	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint U
0x4060_0154	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint V
0x4060_0158	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint W
0x4060_015C	UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)	88	Endpoint X
0x4060_0160 - 0x4060_01FC	Reserved		
0x4060_0200	UDC Endpoint 0 Byte Count Register (UDCBCR0)	98	Endpoint 0
0x4060_0204	UDC Endpoint A Byte Count Register (UDCBCRA)	98	Endpoint A
0x4060_0208	UDC Endpoint B Byte Count Register (UDCBCRB)	98	Endpoint B
0x4060_020C	UDC Endpoint C Byte Count Register (UDCBCRC)	98	Endpoint C
0x4060_0210	UDC Endpoint D Byte Count Register (UDCBCRD)	98	Endpoint D
0x4060_0214	UDC Endpoint E Byte Count Register (UDCBCRE)	98	Endpoint E
0x4060_0218	UDC Endpoint F Byte Count Register (UDCBCRF)	98	Endpoint F
0x4060_021C	UDC Endpoint G Byte Count Register (UDCBCRG)	98	Endpoint G
0x4060_0220	UDC Endpoint H Byte Count Register (UDCBCRH)	98	Endpoint H
0x4060_0224	UDC Endpoint I Byte Count Register (UDCBCRI)	98	Endpoint I
0x4060_0228	UDC Endpoint J Byte Count Register (UDCBCRJ)	98	Endpoint J
0x4060_022C	UDC Endpoint K Byte Count Register (UDCBCRK)	98	Endpoint K
0x4060_0230	UDC Endpoint L Byte Count Register (UDCBCRL)	98	Endpoint L
0x4060_0234	UDC Endpoint M Byte Count Register (UDCBCRM)	98	Endpoint M

Table 9: UDC Register Summary (Continued)

Copyright © 2009 Marvell



Address

Page

Notes

Endpoint N

Endpoint P Endpoint Q

Endpoint R

Endpoint S

Endpoint T

Endpoint U

Endpoint V

Endpoint W

Endpoint X

Endpoint 0

Endpoint A

Endpoint **B**

0x4060_0238 UDC Endpoint N Byte Count Register (UDCBCRN) 98 0x4060_023C UDC Endpoint P Byte Count Register (UDCBCRP) 98 0x4060_0240 UDC Endpoint Q Byte Count Register (UDCBCRQ) 98 0x4060_0244 UDC Endpoint R Byte Count Register (UDCBCRR) 98 0x4060_0248 UDC Endpoint S Byte Count Register (UDCBCRS) 98 98 0x4060_024C UDC Endpoint T Byte Count Register (UDCBCRT) 0x4060_0250 UDC Endpoint U Byte Count Register (UDCBCRU) 98 98 0x4060_0254 UDC Endpoint V Byte Count Register (UDCBCRV) 0x4060_0258 UDC Endpoint W Byte Count Register (UDCBCRW) 98 98 0x4060_025C UDC Endpoint X Byte Count Register (UDCBCRX) 0x4060_0260-Reserved 0x4060_02FC 0x4060_0300 UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX) 99 0x4060_0304 UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX) 99 99 0x4060_0308 UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)

Table 9: UDC Register Summary (Continued)

Description

—			
0x4060_030C	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint C
0x4060_0310	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint D
0x4060_0314	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint E
0x4060_0318	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint F
0x4060_031C	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint G
0x4060_0320	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint H
0x4060_0324	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint I
0x4060_0328	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint J
0x4060_032C	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint K
0x4060_0330	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint L
0x4060_0334	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint M
0x4060_0338	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint N
0x4060_033C	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint P
0x4060_0340	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint Q
0x4060_0344	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint R

Address	Description	Page	Notes
0x4060_0348	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint S
0x4060_034C	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint T
0x4060_0350	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint U
0x4060_0354	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint V
0x4060_0358	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint W
0x4060_035C	UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)	99	Endpoint X
0x4060_0360 - 0x4060_03FC	Reserved		
0x4060_0400	Reserved		
0x4060_0404	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint A
0x4060_0408	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint B
0x4060_040C	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint C
0x4060_0410	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint D
0x4060_0414	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint E
0x4060_0418	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint F
0x4060_041C	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint G
0x4060_0420	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint H
0x4060_0424	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint I
0x4060_0428	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint J
0x4060_042C	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint K
0x4060_0430	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint L
0x4060_0434	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint M
0x4060_0438	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint N
0x4060_043C	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint P
0x4060_0440	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint Q
0x4060_0444	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint R
0x4060_0448	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint S
0x4060_044C	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint T
0x4060_0450	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint U
0x4060_0454	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint V

Table 9: UDC Register Summary (Continued)

Copyright © 2009 Marvell



Table 9: UDC Register Summary (Continued)

Address	Description	Page	Notes
0x4060_0458	UDC Endpoint A–X Configuration Registers (UDCCRA–UDCCRX)	100	Endpoint W
0x4060_045C	UDC Endpoint A-X Configuration Registers (UDCCRA-UDCCRX)	100	Endpoint X
0x4060_0460 - 0x406F_FFFC	Reserved		

1.5.1 UDC Control Register (UDCCR)

UDCCR, shown in Table 10, contains control and status bits. The Active Configuration Number (ACN), Active Interface Number (AIN) and Active Alternate Interface Setting Number (AAISN) indicate (respectively) the current configuration, interface, and alternate interface setting selected by the USB host controller for use by the UDC. The ACN is set when the USB host controller issues a Set_configuration command to the UDC. The AIN and AAISN numbers are set when the USB host controller issues a Set_interface command to the UDC. See Section 1.4.4 for details on the execution of USB device requests.

If the Interrupt Enable Configuration Change bit (UDCICR1[IECC]) is set, the UDC generates an interrupt to the processor to indicate that the Set_configuration or Set_interface command has completed. Set SMAC to change the Endpoint memory allocation to the Active Configuration, Active Interface, and Active Alternate Interface Setting.



Table 10: UDCCR Bit Definitions

	Ph 0x	ysi 406	ica 600	I A 00	dd 0	res	S				UC	oco	CR								U	C										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OEN	AALTHNP	AHNP	BHNP	Re	se	rve	d								DWRE	Reserved		PWRMD	A (CN	AI	N		AA	AIS	N	SMAC	EMCE	UDR	NDA	UDE
Reset	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		/	Acc	es	s		Na	me	•	D	esc	rip	tio	n															
		3	0				R		A	AL ⁻	THN	1P	A- Ind alt ex a_ 0 : 1 :	devi dicat erna ecut alt_ alt_ = B- alt HN of	ce A tes v tes a hnp devi erna devi NP, I HNI	Alte whe HNF a SI ice ice ice out P.	rnat the fea ET_ ppc is co port is co the	e H r the atur feat ort fe onne tha onne A-d	ost e U e. A ture eatu ecte t is ecte evie	Ne SB AAL e co ure i ed t cap ed t	gotia hos THN s er o ar o ar o abl o ar loes	ation t co IP is and nabl n A- e of n A- i ha	n P ntro s se ed ed dev f HN dev ve a	roto oller d ind and ice NP. ice an a	col has dica the that port	Por the ates OE doe thates	t Su able tha EN b es n at is e po	ippo ed th B h t the bit is not h not h	ort he A ost set nave cap	an abl	vice troll e of pab	er ble
		2	9			I	R			AF	INP		A- Ind HI ex a_ 0 :	devi dicat NP fo ecut hnp = B-0 HN = B-0	ce H tes v tes a Les a devi devi NP. devi	Hos whe ire. a Se ppo ice i	t Ne the The et_f ort fe is co	egot r the e AF eatu eatu onne	iati e U INF re i ecte	on F SB con is er ed t	Prote hos is s nma nabl o ar nect	ed f ed f	l Su ntro whe and and dev to a	n th ind the ice	ort has icat OE port	s en SB es t N b t tha vice	able hos hat oit is at do por	ed th at co the s set bes rt that	he A ontro not at s	A-de oller sup	vice port	e t
		2	8			I	R			Bŀ	INP		B- Ind HI Se en 0 :: 1 ::	devi dicat NP fe et_fe able = B-e	ce l tes v eatu atui ed a devi devi	Hos whe ire. re c nd t ice l	t Ne the BH omi he HNI	egot r the NP i man OEI P er P er	iati e U is s id a N b nab nab	on F SB and it is le fe le fe	Prote hos vher indic set. eatu eatu	re n	I En ntro e U es th not e s en	able oller SB I nat t enat	e has hos he l olec ed.	s en t co b_h I.	able ntro np_	ed ti oller ena	he E exe ble	3-de cuto feat	vice es a ure	e is
		27	:17			_			F	Res	erve	ed	Re	eser	ved																	
		1	6				R			DV	VRE		De Inc rei ex wa 0 = 1 =	evice dicat mote ecut akeu = De = De	e Re tes v tes a p fe evice	emo whe akeu a Se eatu e re e re	te V ethe up f et_f re is mot mot	Vake r the eatu eatu s to s to xe w	eup ire. ire be ake ake	o Fe SB DV com ena eup	atur hos /RE ima ibleo feat feat	re is s nd a d. ure ure	ntro set and not is e	oller whe indi enat	has n th icat	s en ne U es ti ed.	able ISB hat	ed tl hos the	he c st cc dev	levio ontro ice	ce oller rem	ote
		15	:14			_	_		F	Res	erve	ed	Re	eser	ved																	
		1	3		R	ead	l/Wr	rite	F	∍W	RM	D	Pc 0 = 1 =	ower = Se = Bu	Mo If po is po	de owe owe	red	(De	efau	ult re	eset	val	ue)									



| Physical Address UDCCR UDC
0x40600000 | | | | | | | |

 |
 | | |
 | | | |
 | |

 |
 | | | |
 |
 | | | | | | |
 |
|---|---|---|--|--|---|--|---
--
--
--|---
--|--|---|--|--|--
--
--|--
--

--
--|--|--|--
--
---|--|---
--|--|---|--|--|
| | | | | | | | |

 |
 | | |
 | | | |
 | |

 |
 | | | |
 |
 | | | | | | |
 |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23

 | 22
 | 21 | 20 | 19
 | 18 | 17 | 16 | 15
 | 14 | 13

 | 12
 | 11 | 10 | 9 | 8
 | 7
 | 6 | 5 | 4 | 3 | 2 | 1 | 0
 |
| OEN | AALTHNP | AHNP | BHNP | Re | sei | rv | ed |

 |
 | - | |
 | | | DWRE | Reserved
 | | PWRMD

 | AC
 | CN | AI | N |
 | Α.
 | AIS | N | SMAC | EMCE | UDR | UDA | UDE
 |
| 0 | 0 0 ? ? ? ? ? ? 0 ? ? 0 | | | | | | |

 |
 | | |
 | | | | 0
 | 0 | 0

 |
 | | | |
 |
 | | | | | | |
 |
| | В | Bits Access Name Description 12:11 Read ACN Active UDC Configuration Number (0–3)
Selected by the USB host controller for use by the UDC ACC | | | | | |

 |
 | | |
 | | | |
 | |

 |
 | | | |
 |
 | | | | | | |
 |
| Bits Access Name Description 12:11 Read ACN Active UDC Configuration Number (0–3)
Selected by the USB host controller for use by the UDC. ACN
when the USB host controller issues a Set_configuration con
the UDC. 10:8 Read AIN Active UDC Interface Number (0–7)
Selected by the USB host controller for use by the UDC. AIN
when the USB host controller issues a Set_interface comman
UDC. 7:5 Read AAISN Active UDC Alternate Interface Setting Number (0–7)
Selected by the USB host controller for use by the UDC. AAI
when the USB host controller issues a Set_interface comman
UDC. | | | | | | | |

 |
 | | |
 | | | N is
mm | s set
and
 | t
to |

 |
 | | | |
 |
 | | | | | | |
 |
| | | | | | | | |

 |
 | | |
 | | | AII
nma | l is
Ind
 | set
to th | ne

 |
 | | | |
 |
 | | | | | | |
 |
| | | | | | | | |

 |
 | | |
 | | | g Nu
or us
i Se | ımb
se b
t_in
 | er (
y th
terf | 0–7
le U
ace

 |)
DC.
cor
 | AA
nma | ISN
Ind | l is s
to th | set
ne
 |
 | | | | | | |
 |
| 4 Read/Write 1
to Set SMAC Switch Endpoint Memory To Active Configuration
Controls the Endpoint memory allocation. When the USB host
controller sends a Set_configuration or Set_interface comma
UDC (if the Configuration-Change interrupt is enabled), the U
an interrupt to the processor. After any data remaining in the
memory is read, setting SMAC causes the UDC to flush the
memory and change the Endpoint memory allocation to refle
Active Configuration and interface set by the USB host contr
UDC clears SMAC when the memory allocation completes.
Section 1.4.4 for details on the execution of USB device require
The UDC NAKs all Bulk and Interrupt transactions received a
Set_configuration or Set_interface command executes but b
UDC changes the Endpoint memory to the new configuration
The UDC indicates an Overflow condition if an isochronous of
is received between the execution of a Set_configuration or
Set_interface command. Changing of the Endpoint memory
sends Zero-size packets if an isochronous in token is received | | | | | | | |

 |
 | | |
 | | | est
and
JDC
En
ect f
rolle
See
ues
afte
eefo
n.
OU
allc
ed i | to ti
ser
dpoi
dpoi
er. Ti
er. the
ts.
T da
ocati
n th
 | he
nds
iint
nt
he
e
ata
on
e |

 |
 | | | |
 |
 | | | | | | |
 |
| | Ph
0x
31
0 | Phys
0x400
31 30
0 0
12
10
7 | Physica 0x40600 31 30 29 N 0 0 0 0 0 0 0 12:11 10:8 7:5 4 4 10 | Physical A
0x40600000 31 30 29 28 M M M M 31 30 29 28 M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M | Physical Adduoted Strategy Strat | Physical Address 0x40500000 0 2 2 31 30 29 28 27 26 2 2 2 2 2 2 2 31 30 29 28 27 26 2 2 2 2 2 2 2 0 0 0 0 0 2 2 2 0 0 0 0 0 2 2 2 2 0 0 0 0 0 0 2 <th2< th=""> 2 2 2 <</th2<> | Physical Address
0x40600000 31 30 29 28 27 26 25 31 30 29 28 27 26 25 31 30 29 28 27 26 25 31 4 4 4 10:00000000000000000000000000000000000 | Physical Address
0x40600000 31 30 29 28 27 26 25 24 31 30 29 28 27 26 25 24 30 29 28 27 26 25 24 30 29 28 27 26 25 24 30 29 28 27 26 25 24 30 29 28 28 27 26 25 24 4 20 2 2 26 25 24 24 26 25 24 12:11 30 0 0 7 <td< td=""><td>Physical Address 0 0 2 <th2< th=""> 2 2 2 <t< td=""><td>Physical Address
0x40600000 31 30 29 28 27 26 25 24 23 22 31 30 29 28 27 26 25 24 23 22 31 4 4 4 4 4 22 24 23 22 31 5 4 4 4 4 5 24 23 22 31 5 4 5 7 <td< td=""><td>Physical Address
0x4060000 Ut 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 30 29 28 27 26 25 24 23 22 21 30 9 2 28 27 2 <td< td=""><td>Physical Address UDCO
0x40600000 31 30 29 28 27 26 25 24 23 22 21 20 31 30 29 28 27 26 25 24 23 22 21 20 4 4 4 4 4 4 5 7</td></td<></td></td<></td></t<><td>Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 A
 A <</td><td>Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 au au</td></th2<></td></td<> <td>Physical AddressUDCCR0022222221111101022222222111100002222222222221111000022</td> <td>Physical Address UDCCR 31 30 29 26 27 26 25 24 23 22 21 20 19 18 17 16 a<td>Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A</td><td>Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 A A A B T 16 15 14 A A A B 17 16 15 14 A A B T 16 15 14 B A C Name Description 12:11 Read A A A Name Description 10:8 Read Read AIN Active UDC Configure Selected by the USB when the USB host of UDC. Name Description 10:8 Read Read AIN Active UDC Alternate Selected by the USB when the USB host of UDC. 10:8 Read/Write 1 SMAC Switch Endpoint Mer Controls the Endpoint Mer Controls the Endpoint Mer Controls the Endpoint Configuration or UDC changes the Er The UDC NAKs all B Set_configuration or UDC changes the Er The UDC NAKs all B Set_interfrace comma sends Zero-size pacl same circumstance. <td>Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 4 4 4 4 4 4 4 4 4 4 4 4 5 14 13 4 4 4 4 4 4 7 <th< td=""><td>Physical Address UDCCR UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 4 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 <</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 at a</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 a</td><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 2 2 27 2 2 2 2 2 2 0<td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 2 4<th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U</th><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15
14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch Endpoint Memory To Active</th><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a</td><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of the end of</td><td>Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC</td><td>Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000<td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1</td></td></td></th></th<></td></td></td> | Physical Address 0 0 2 <th2< th=""> 2 2 2 <t< td=""><td>Physical Address
0x40600000 31 30 29 28 27 26 25 24 23 22 31 30 29 28 27 26 25 24 23 22 31 4 4 4 4 4 22 24 23 22 31 5 4 4 4 4 5 24 23 22 31 5 4 5 7 <td< td=""><td>Physical Address
0x4060000 Ut 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 30 29 28 27 26 25 24 23 22 21 30 9 2 28 27 2 <td< td=""><td>Physical Address UDCO
0x40600000 31 30 29 28 27 26 25 24 23 22 21 20 31 30 29 28 27 26 25 24 23 22 21 20 4 4 4 4 4 4 5 7</td></td<></td></td<></td></t<><td>Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 A <</td><td>Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 au au</td></th2<> | Physical Address
0x40600000 31 30 29 28 27 26 25 24 23 22 31 30 29 28 27 26 25 24 23 22 31 4 4 4 4 4 22 24 23 22 31 5 4 4 4 4 5 24 23 22 31 5 4 5 7 7 7 7 7 7 7 7 7
 7 7 <td< td=""><td>Physical Address
0x4060000 Ut 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 30 29 28 27 26 25 24 23 22 21 30 9 2 28 27 2 <td< td=""><td>Physical Address UDCO
0x40600000 31 30 29 28 27 26 25 24 23 22 21 20 31 30 29 28 27 26 25 24 23 22 21 20 4 4 4 4 4 4 5 7</td></td<></td></td<> | Physical Address
0x4060000 Ut 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 31 30 29 28 27 26 25 24 23 22 21 30 29 28 27 26 25 24 23 22 21 30 9 2 28 27 2 <td< td=""><td>Physical Address UDCO
0x40600000 31 30 29 28 27 26 25 24 23 22 21 20 31 30 29 28 27 26 25 24 23 22 21 20 4 4 4 4 4 4 5 7</td></td<> | Physical Address UDCO
0x40600000 31 30 29 28 27 26 25 24 23 22 21 20 31 30 29 28 27 26 25 24 23 22 21 20 4 4 4 4 4 4 5 7 | Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 A < | Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 au au | Physical AddressUDCCR0022222221111101022222222111100002222222222221111000022 | Physical Address UDCCR 31 30 29 26 27 26 25 24 23 22 21 20 19 18 17 16 a <td>Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A</td> <td>Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 A A A B T 16 15 14 A A A B 17 16 15 14 A A B T 16 15 14 B A C Name Description 12:11 Read A A A Name Description 10:8 Read Read AIN Active UDC Configure Selected by the USB when the USB host of UDC. Name Description 10:8 Read Read AIN Active UDC Alternate Selected by the USB when the USB host of UDC. 10:8 Read/Write 1 SMAC Switch Endpoint Mer Controls the Endpoint Mer Controls the Endpoint Mer Controls the Endpoint Configuration or UDC changes the Er The UDC NAKs all B Set_configuration or UDC changes the Er The UDC NAKs all B Set_interfrace comma sends Zero-size pacl same circumstance. <td>Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 31 30 29 28 27 26
 25 24 23 22 21 20 19 18 17 16 15 14 13 4 4 4 4 4 4 4 4 4 4 4 4 5 14 13 4 4 4 4 4 4 7 <th< td=""><td>Physical Address UDCCR UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 4 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 <</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 at a</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 a</td><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 2 2 27 2 2 2 2 2 2 0<td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 2 4<th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U</th><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15 14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch Endpoint Memory To Active</th><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a</td><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of the end of</td><td>Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC</td><td>Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000<td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1
 1 1</td></td></td></th></th<></td></td> | Physical Address
0x4060000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A | Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 A A A B T 16 15 14 A A A B 17 16 15 14 A A B T 16 15 14 B A C Name Description 12:11 Read A A A Name Description 10:8 Read Read AIN Active UDC Configure Selected by the USB when the USB host of UDC. Name Description 10:8 Read Read AIN Active UDC Alternate Selected by the USB when the USB host of UDC. 10:8 Read/Write 1 SMAC Switch Endpoint Mer Controls the Endpoint Mer Controls the Endpoint Mer Controls the Endpoint Configuration or UDC changes the Er The UDC NAKs all B Set_configuration or UDC changes the Er The UDC NAKs all B Set_interfrace comma sends Zero-size pacl same circumstance. <td>Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 4 4 4 4 4 4 4 4 4 4 4 4 5 14 13 4 4 4 4 4 4 7 <th< td=""><td>Physical Address UDCCR UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 4 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 <</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 at a</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 a</td><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 2 2 27 2 2 2 2 2 2 0<td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 2 4<th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U</th><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15 14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch Endpoint Memory To Active</th><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a
 a a</td><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of the end of</td><td>Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC</td><td>Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000<td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1</td></td></td></th></th<></td> | Physical Address
0x40600000 UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 4 4 4 4 4 4 4 4 4 4 4 4 5 14 13 4 4 4 4 4 4 7 <th< td=""><td>Physical Address UDCCR UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 4 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 <</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 at a</td><td>Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 a</td><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 2 2 27 2 2 2 2 2 2 0<td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 2 4<th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U</th><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15 14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch
Endpoint Memory To Active</th><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a</td><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of the end of</td><td>Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC</td><td>Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000<td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1</td></td></td></th></th<> | Physical Address UDCCR UDCCR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 4 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 < | Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 at a | Physical Address UDCCR UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 a | Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 2 2 27 2 2 2 2 2 2 0 <td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 2 4<th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U</th><th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15 14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch Endpoint Memory To Active</th><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a a a a a a a a a
 a a</td><td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of the end of</td><td>Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC</td><td>Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000<td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1</td></td></td> | Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 2 4 <th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U</th> <th>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15 14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch Endpoint Memory To Active</th> <td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a</td> <td>Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of the end of</td> <td>Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC</td> <td>Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000<td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1</td></td> | Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 U C U C U C U C U C U C
 U C U | Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 1 10 18 17 16 15 14 13 12 11 10 9 8 7 6 L L L L L L I 15 14 13 12 11 10 9 8 7 6 L L L L Reserved L L I 16 15 14 13 12 11 10 9 8 7 6 Bits Access Name Description L Active UDC Configuration Number (0–3) Selected by the USB host controller issues a Set_confi the UDC. 10:8 Read AIN Active UDC Interface Number (0–7) Selected by the USB host controller issues a Set_interf UDC. Read ALISN Active UDC Alternate Interface Setting Number (
Selected by the USB host controller issues a Set_interf UDC. Read/Write 1 SMAC SMAC Switch Endpoint Memory To Active | Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 a | Physical Address UDCCR UDC 31 30 29 28 27 26 25 24 23 22 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 At the end of | Physical Address UDCCR UDC UDC
UDC UDC UDC UDC UDC UDC UDC UDC UDC UDC | Physical Address UDCCR UDC at 000000 at 000000 at 000000 at 000000 at 000000 at 000000 at 0000000 at 0000000000 at 0000000000000000000 <td>Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1</td> | Physical Address UDCCR UDCC 31 30 28 27 26 25 24 23 22 1 |

	Ph 0x	ysi 406	ica 600	I A 000	dd 0	res	S				UC	oco	R									U	oc										
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 [.]	12	11	10	9	8	7	6	5	4	3	2	1	0
	OEN	AALTHNP	AHNP	BHNP	Re	ese	rve	ed								DWRE	Reserved			PWRMD	AC	N	AI	N		A	AIS	5 N	SMAC	EMCE	UDR	NDA	UDE
Reset	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	0	?	?	0		D	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		_	Acc	es	5 S		Na	me		De	sc	rip	tio	n																
						to C		ar					Ind ma Wh tha mo cor UD 0 = 1 =	icat xim en t the re r mol figu E. I No Th loa	um UDI e er men ry is EM(En En e E	that pace E is ndpory all ion CE dpc dpc dpc	the cket set oint oca into mus int oint	, the siz , the ma ted ted the the	idp e L ixir ter in e C e c e c	poin s in UD mu rfac ncon USE clea ory nor	nt c dic C c m ce Tree 3 In are co y c	con cate che pac tha ctly ntei d b nfiç onf	figu d fo cks cket n th fac efo gura	ron irati or the siz e a e U e b re a ation ratio	on c e enc es a vaila DC c lock in at n err	ani able able and ten or. as a	not gur int c vali es n d se npt an e	be I conf d ar 064 ot Ic ets I to re	oade igura id de byte bad t EMC e-en	ed a e in ation o no s. If he E a able d ca	ind i error is to it all the nd o e the	the or. ove oca FIF clea e U[erify ate ⁻ O urs DC.
			2 Read/Write 1 to Set UDR UDC Resume If the USB host controller e enables the device Remote when the UDC is in a Susp state (K state) to perform th set, the UDC drives resum USBOTG_N signals for 3 r controller does not drive Re UDC returns to Suspend st non-idle state. If the USB h Remote Wakeup feature o 0 = Maintain UDC Suspend 1 = Force UDC out of Sust															ex pe the me con con tho con tho con tho con tho con tho con tho con tho con tho con tho con tho con tho con tho con tho tho tho tho tho tho tho tho	ecu Wa end sig s au sur te. sta end	utes ikei sta emo nal ne s The con UD te.	s the up f te f ing her ign e U[troll C,	e Se eatu orce Wak on t n floa aling DC c er h UDF	t_fe s th eup he ats on lea as c is	eatu of the o op US the n the rs L not ign	ure of he L JDC bera BOT bus e US JDR ena oreo	comi IDC, intc tion. G_I SB w whe blec	mar set a r Wh ar he l he l the ithin it	id a ting ion- id JSE o 3 r ent ent	nd UD idle JDF sho ns, ers vice	DR R is st the e			
			1			Re	ead	ł		U	AC		UD Ind 0 = 1 =	C A icat UE UE	Activ tes v DC c DC c	ve whe curr curr	ethe ently ently	r th y in y ao	e l ac ctiv	UD ctive ve	Ci eo on	s c n tl the	urre ne l e Us	ently JSE SB.	y inv 3.	olv	ed	in a	USE	3 tra	insa	ctic	on.



	Ph 0x	ysi 406	ica 500	I A 00	ddress UDCCR UDC 0																												
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	1	3 12	11	1	0 9	8		7	6	5	4	3	2	1	0
	OEN	AALTHNP	AHNP	BHNP	Re	se	rve	d								DWRE	Reserved			PWRMD	CN	4	AIN			AA	IS	N	SMAC	EMCE	UDR	NDA	UDE
Reset	0	0	0	0	?	Solution Solution <th< th=""><th>0</th><th>0</th><th>0</th></th<>															0	0	0										
		Bi	ts		/																												
													E pU ccig be rethis W cl U R R C pi acto 0 1	nable roces SBO pontro pontro pontro eegiste eegiste te co the DC s eccivity eccivity onfig rogra ddres the = UI = UI = UI tra	es/d ssor TG_ ller d. T UE ers a nfig o en UD d w stop /e F uura mm s, a UD OC c on DC c on S	isal , wh _N, _Con he _DE is are = able E is able E is fife tion hed C al class and class and class anal class	oles nich and Ence s se set tion for for fea for fea for fea blec blec	the dis dis dis dis dis dis dis dis dis dis	abaal solution where a isolation of the solution of the soluti	JDC. bles t bles or US Con en U do on is loa B tra the e is ac that s are er cc that BOTC BOTC	UD he l more figu DE ly, the d the e U set onfig the G_F G_F	DE UC nite is hi is he is hi is hi is hi is hi is hi is hi is hi is hi is hi is hi is hi is hi i hi is hi is hi i i hi is hi i i i	is c DC, f orin et is tion set is cor nto t sior v trai rem and E is rea ratio SB I and I	lean chree g of sue reg the figu he clean d/w n. The USI USI USI	the end of	I aft stat e U whi ers indp tion B II rece sab ing bits ta ir e ac e co pontr DTG	er a es l SB le L mu poin is nter pled or r s wi he ces infig olle	a rea USE . Ar JDE ist b the che rfac on. l and rece ithin e Th UD ss a gura er as three use	set of BOT by U is cope ponfig cke e blo cke e	of the G_ G_SB clear rogingura d and ock set. g dia smit ndp can n, in ns c tate	ne P an hos ired ram ation nd, 1 . Th lf L be terfa br ei ed.	nd are mecon if va e UI JDE the mit c d c ace, nabl	ł IIId, DC is or

1.5.2 UDC Interrupt Control Registers (UDCICR0, UDCICR1, and UDCOTGICR)

UDCICR0 contains 32 Read/Write control bits to enable interrupt-service requests from Data Endpoint 0–Endpoint 0. UDCICR1 contains 21 control bits to enable interrupt-service requests for Endpoints Q –X and specific USB events. UDCOTGICR contains six control bits to enable interrupt-service requests for specific On-the-Go events. Setting any Interrupt-Enable bit enables the interrupt, while clearing any Interrupt-Enable bit disables that interrupt. On system reset, all of the UDCOTGICR, UDCICR0, and UDCICR1 enable bits are cleared.

Programming any Interrupt-Enable bit to 0 does not affect the current state of the corresponding Interrupt-Request bit in the Interrupt Status register or corresponding bit in the Endpoint Control registers; it blocks only future 0-to-1 transitions of the Interrupt request and the future setting of the corresponding Interrupt-Request bit in the Interrupt-Status register.

Each endpoint (Endpoint 0 and programmable Endpoints A–X) has the potential of two interrupt sources, FIFO Error and Packet Complete, as specified by the ICx bit field.

 FIFO Error Interrupt—Generated when a FIFO underrun or overrun occurs. For an In endpoint, the interrupt is generated when a FIFO underrun occurs. A FIFO underrun occurs when the UDC tries to transmit more bytes of data from the Transmit buffer than are loaded into the buffer, including when the UDC tries to transmit data when the Transmit buffer is empty and the SP bit in the corresponding Endpoint Control register is clear (or IPR bit is not set for Endpoint 0). The interrupt is generated when a FIFO overrun occurs for an Out endpoint. A FIFO overrun occurs when the UDC tries to load more bytes of data into the Receive buffer than the maximum packet size of the buffer, or if data is received but the Receive buffer(s) is full. Because Endpoint 0 is a bidirectional endpoint, a FIFO error can occur on either a FIFO-overrun or FIFO-underrun condition. Refer to Section 1.4.1.1.1, Section 1.4.1 and Section 1.4.3 for details on FIFO error conditions.



Note

Endpoint A - X FIFO Error Interrupts occur only if the endpoint is configured as Isochronous.

Packet Complete Interrupt— The packet-complete interrupt indicates that an Out packet is received and is ready to be read for an Out endpoint. For an In endpoint, the interrupt is generated when an In packet is transmitted. The Endpoint 0 Packet-Complete interrupt is also generated by the DME bit in the corresponding Endpoint 0 Control/Status register.

Table 11 shows the USB events interrupts, enable and status bits, and USB event that cause the UDC to generate each interrupt. For the Interrupt Enables for Reset (IERS), Suspend (IESU), Resume (IERU), SOF (IESOF) and Configuration-Change (IECC) conditions, each bit in the UDCICR1 is used to enable the respective interrupt request. When the Interrupt-Enable bit is set, the interrupt is enabled and is generated when the USB event occurs. When the Interrupt-Enable bit is cleared, the interrupt is disabled and is not generated. The setting of the enable bit does not affect the setting of the UDC and Endpoint status bits. If an event occurs, the status bit is set; if the Interrupt-Enable bit is set, an interrupt is also generated and the bit in the Interrupt Status register is set.

Interrupt Enable Bit (UDCICR1)	Interrupt Status Bit (UDCISR1)	USB Condition That Generates Interrupt
IECC	IRCC	Set_configuration or Set_interrupt command received
IESOF	IRSOF	Start of frame received
IERU	IRRU	Resume detected
IESU	IRSU	Suspend detected
IERS	IRRS	USB reset detected

Table 11: USB Events Interrupts

Table 12 shows the USB On-the-Go Event interrupts, the enable and status bits, and the USB event that causes each interrupt to be generated by the UDC. Each bit in the UDCOTGICR enables a respective interrupt request for the On-the-Go interrupt enables. When the Interrupt-Enable bit is set, the interrupt is enabled and is generated when the USB on-the-go event occurs. The interrupt is disabled and is not generated when the Interrupt-Enable bit is cleared. The setting of the enable bit does not affect the setting of the UDC and interrupt status bits. If an event occurs, the status bit is set; if the Interrupt-Enable bit is set, an interrupt is also generated, and the bit in the Interrupt-Status register is set.



Interrupt Enable Bit (UDCOTGICR)	Interrupt Status Bit (UDCOTGISR)	USB OTG Condition that Generates Interrupt
IESF	IRSF	OTG SET_FEATURE Command
IEXR	IRXR	External OTG Transceiver Interrupt Rising Edge
IEXF	IRXF	External OTG Transceiver Interrupt Falling Edge
IEVV40R	IRVV40R	OTG Vbus Valid 4.0 Rising Edge
IEVV40F	IRVV40F	OTG Vbus Valid 4.0 Falling Edge
IEVV44R	IRVV44R	OTG Vbus Valid 4.4 Rising Edge
IEVV44F	IRVV44F	OTG Vbus Valid 4.4 Falling Edge
IESVR	IRSVR	OTG Session Valid Rising Edge
IESVF	IESVF	OTG Session Valid Falling Edge
IESDR	IRSDR	OTG A-Device SRP Detect Rising Edge
IESDF	IESDF	OTG A-Device SRP Detect Falling Edge
IEIDR	IRIDR	OTG ID Change Rising Edge
IEIDF	IEIDF	OTG ID Change Falling Edge

Table 12: USB On-The-Go Events Interrupts

The OTG interrupts notify software when an OTG Set_feature command is received and are used with an external USB transceiver and charge pump to provide OTG operation. The Set_feature command interrupt is set when a valid OTG Set_feature command is decoded and the OTG Feature status bit is set in the UDC Control Register (UDCCR). The External Transceiver Interrupt Rising Edge interrupt is set when the interrupt input from an external USB transceiver transitions from 0 to 1. Similarly, the External Transceiver Interrupt Falling Edge interrupt is set when the interrupt real to 0. Select the appropriate transition for the external USB transceiver in the system. See Section 1.4.8, USB On-The-Go Operation.

The OTG Vbus-Valid interrupts are used to interface to an external charge pump device and to detect the Vbus voltage levels. OTG Vbus Valid 4.0V interrupts detect a low-voltage condition and provide notification of Vbus voltage below the value necessary for proper operation of a B-device $(V_{A_VBUS_VLD} \text{ min})$. OTG Vbus-Valid 4.4V interrupts detect that the Vbus voltage has exceeded the A-device output voltage $(V_{A_VBUS_OUT})$ valid threshold of 4.4 V. The appropriate edge detection of the interrupts can be used based on the polarity of the OTG charge pump Vbus-Valid 0.0V Falling Edge interrupt indicates the A-device output voltage has fallen below the $V_{A_VBUS_VLD}$ minimum specified value. The OTG Vbus-Valid 4.4V Rising Edge interrupt indicates the A-device output voltage has reached the valid threshold of 4.4 V.

The OTG Session-Valid interrupts are used to interface to an external OTG charge pump and interrupt when the external OTG charge pump detects a valid OTG session. The appropriate OTG Session-Valid interrupt can be used based on the polarity of the OTG charge pump Session-Valid output signal. For example, if the OTG charge pump Session-Valid output signal is active high, the OTG Session-Valid Rising Edge interrupt indicates:

- 1. An active OTG session.
- 2. The Vbus is not ready for SRP.

If the OTG charge pump Session-Valid output signal is active high, the OTG Session-Valid Falling Edge interrupt indicates:

- 1. An OTG session is not valid.
- 2. The bus is ready for SRP.

The OTG A-device SRP-Detect interrupts are used to interface to an external OTG charge pump and interrupt when the external OTG charge pump detects the start of a valid SRP. The appropriate OTG A-device SRP interrupt can be used based on the polarity of the OTG charge pump A-device SRP-Detect output signal. For example, if the OTG charge pump A-device SRP Detect output signal is active high, the OTG A-device SRP Rising-Edge interrupt indicates a valid SRP has been detected. The OTG A-device SRP Falling-Edge interrupt indicates the end of the SRP.

The register organization and individual bit definitions for UDCICR0, UDCICR1, and UDCOTGICR are shown in Table 13, Table 14, and Table 15, respectively.

1.5.2.1 UDC Interrupt Control Register 0 (UDCICR0)

UDCICR0, defined in Table 13, contains 32 read/write control bits to enable interrupt-service requests from Data Endpoint 0–Endpoint 0.

	Ph 0x	ys 40	ica 60_	I A _00	dd 04	res	5 S				U	CI	CI	R0								U	DC												
User Settings																																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	4 ·	13	12	11	1	0 9)	8	7	6	5	4	3	2	1	0	l
	IE	Ρ	IE	N	IE	М	IE	L	IE	κ	IE	J	IE	EI	IE	Н	IE	G	I	IEF	•	IE	E	I	E١	D	IE	С	IE	в	IE	Α	I	EO	l
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0	0	0	0	0)	0	0	0	0	0	0	0	0	0	
		в	its	s Access Name Description Endpoint P																															
		31	:30		R	leac	1/Wr	rite		16	ΞN		Eı	ndpo Ob Ob Ob Ob ndpo Ob	int 00 = 01 = 10 = 11 = int 00 = 01 =	P = P = F = B N = P	o in ack IFO oth o in ack	et Er Pa	rru Co rro ack rru Co	pts omp or in cet (pts	en olet iter Col	iab rup mp iab	lec nte ot e let	d erru e a e a d srru	pt ole nd	ena ed I FII ena	able =O	ed Erre	or Ir	nter	rup	ts e	nal	oled	
														0b 0b	10 = 11 =	= F = B	IFO oth	Er Pa	rro Ick	or In ket (nter Coi	rup mp	ot e let	ena e a	ble nd	ed I FII	-0	Err	or lı	nter	rup	ts e	na	oled	
		27	26		R	leac	d∕Wı	rite		IE	ΞM		E	ndpo Ob Ob Ob Ob	int l 00 = 01 = 10 = 11 =	M = N = P = F = B	o in ack IFO oth	iter et Er Pa	rru Cc rro ack	pts omp or In cet (en olet nter Coi	iab ie ii rrup mp	lec nte ot e	d erru ena e a	pt ble	ena ed I FII	able =O	ed Erre	or Ir	nter	rup	ts e	nal	oled	

Table 13: UDCICR0 Bit Definitions



	Pł 0x	1ys 40	ica 60_	I A 00	dd 04	res	5 S	5			UC	CI	CR	0							U	C										
User Settings	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2																															
Bit	31	30	29	28	27	26	2	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IE	Ρ	IE	N	IE	М	1	EL	IE	K	IE.	J	IE	l	IEI	H	IE	G	IE	F	IE	Е	IE	D	IE	С	IE	в	IE	Α	IE	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	its			Acc	e	ss		Na	me		De	SC	rip	tior	١															
		25	5:24		R	lead	I/V	Vrite		IE	ΞL		En	dpo Ob Ob Ob Ob	int l 00 = 01 = 10 = 11 =	– Nc = Pa = FII = Bo	in cke O	terr et C Err Pac	upts om or ii ket	s en plet nter Coi	abl e in rup mpl	ed iter t er ete	rupt abl and	ena ed d FII	able =O	ed Erro	or in	terru	upt	s er	abl	ed
	23:22 Read/Write IEK Endpoint K 0b00 = No interrupts enabled 0b10 = FIFO Error interrupt enabled 0b10 = FIFO Error interrupt enabled 0b11 = Both Packet Complete and FIFO Error interrupts en Endpoint J 0b00 = No interrupts enabled															abl	ed															
	23:22 Read/Write IEK 0b01 = Packet Complete interrupt enabled 0b10 = FIFO Error interrupt enabled 0b11 = Both Packet Complete and FIFO Error interrupts e 21:20 Read/Write IEJ Endpoint J 0b01 = Packet Complete interrupt enabled 0b00 = No interrupts enabled 0b00 = No interrupts enabled 0b01 = Packet Complete interrupt enabled 0b10 = FIFO Error interrupt enabled 0b10 = FIFO Error interrupt enabled 0b11 = Both Packet Complete and FIFO Error interrupts e 0b11 = Both Packet Complete and FIFO Error interrupts e															s er	nabl	ed														
		19	9:18		R	lead	I/V	Vrite		I	EI		En	dpo Ob Ob Ob Ob	int I 00 = 01 = 10 = 11 =	= Nc = Pa = FII = Bo	in cke O	terr et C Err Pac	upts om or ii ket	s en plet nter Coi	abl e in rup mpl	ed iteri t en ete	rupt abl	ena ed d FII	able =0	ed Erro	or in	terru	upt	s er	nabl	ed
		17	7:16		R	lead	I/V	Vrite		IE	ĒH		En	dpo Ob Ob Ob Ob	int I 00 = 01 = 10 = 11 =	H = Nc = Pa = FII = Bo	in cke -O th	terr et C Err Pac	upts Com or in ket	s en plet nter Coi	abl e in rup mpl	ed iteri t en ete	rupt abl	ena ed d FII	able =0	ed Erro	or in	terru	upts	s er	iabl	ed
		15	5:14		R	lead	I/V	Vrite		IE	ĒG		En	dpo Ob Ob Ob Ob	int (00 = 01 = 10 = 11 =	G = Nc = Pa = FII = Bo	in cke -O th	terr et C Err Pac	upts om or ii ket	s en plet nter Coi	abl e in rup mpl	ed iteri t er ete	rupt abl	ena ed d FII	able =0	ed Erro	or in	terru	upts	s er	iabl	ed
		13	3:12		R	lead	I/V	Vrite		IE	ΞF		En	dpo Ob Ob Ob Ob	int I 00 = 01 = 10 = 11 =	F = Nc = Pa = FII = Bo	in cke FO th	terr et C Err Pac	upts om or ii ket	s en plet nter Coi	abl e in rup mpl	ed iteri t er ete	rupt abl	ena ed d FII	able =O	ed Erro	or in	terru	upt	s er	nabl	ed\
		11	:10		R	lead	I/V	Vrite		IE	E		En	dpo Ob Ob Ob Ob	int I 00 = 01 = 10 = 11 =	E = Nc = Pa = FII = Bo	in cke FO	terr et C Err Pac	upts om or in ket	s en plet nter Coi	abl e in rup mpl	ed iter t en ete	rupt abl	ena ed d FII	able =0	ed Erro	or in	terru	upts	s er	abl	ed

	РІ 0>	nys (40	ica 60_	I A _00	dd 04	res	6 S				U	CI	CR	0							U	C										
User Settings																																
Bit	31	30	29	28	27 1 E	26	2	5 24	23	22 V	21	20	19 151	18	17 15	16	15	14	13 15	12 E	11 1E	10 E	9	8	7	6	5	4 P	3	2	1	0
Decet		P		N			10			n		J		0				6										Б	10	: A		-0
Reset	0	B	U ite	U	0		0	• • •	U	Na	me	U	U Do	•	u rin	U tio	n	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
		ç 7):8		R	ead	//\k	Vrite Vrite		1	≡D		End	dpo Ob Ob Ob Ob Ob Ob Ob	int 00 = 01 = 110 = int (00 = 01 = 10 = 111 =	D = N = Pi = Fi = Bi = N = Pi = Bi	o in acke FO oth I o in acke FO oth I	terri Err Pac terri et C Err Pac	upt: com or i ket com or i ket	s en nter Cor s en nplet nter	abl e ir rup mpl abl e ir rup mpl	ed itern ete ed itern t ere	rupt abl and rupt abl and	: en: ed d FI : en: ed d FI	able FO able	ed Err ed Err	or ir or ir	itei	rup	ts e	nab	bled
		5	5:4		R	ead	1///	Vrite		I	EΒ			0b 0b 0b 0b	00 = 01 = 10 = 11 =	= N = P = Fl = B	o in acke FO oth I	terr et C Err Pac	upts om or i ket	s en iplet nter Coi	abl e in rup mpl	ed iteri t er ete	rupt abl and	en ed FI	able FO	ed Err	or ir	itei	rup	ts e	nab	bled
		3	5:2		R	ead	1///	Vrite		I	ΕA		En	dpo Ob Ob Ob Ob	int / 00 = 01 = 10 = 11 =	A = N = Pa = Fl = Bo	o in acke FO oth I	terr et C Err Pac	upt: com or i	s en iplet nter Coi	abl e in rup mpl	ed iteri t er ete	rupt abl and	en ed d Fl	able FO	ed Err	or ir	itei	rup	ts e	nab	bled
		1	:0		R	ead	1///	Vrite		ļ	E0		Er	odpo Ob Ob Ob Ob	00 = 00 = 01 = 10 = 11 =	0 = N = Pa = Fl = Bo	o in acke FO oth I	terr et C Err Pac	upts om or i ket	s en iplet nter	abl e ir rup mpl	ed iteri t er ete	rupt abl and	: en: ed d FI	able FO	ed Err	or ir	ntei	rup	ts e	nab	oled

1.5.2.2 UDC Interrupt Control Register 1(UDCICR1)

UDCICR1, defined in Table 14 contains 21 control bits to enable interrupt-service requests for endpoints Q -X and specific USB events.



Table 14: UDCICR1 Bit Definitions

	Ph 0x	ysi 406	ca 50_	I A 00	ddi 08	res	S				UC	CI	CR	1							UE	C										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IECC	IESOF	IERU	IESU	IERS	Re	se	rve	d								IE	X	١E١	N	ΙE	V	IE	U	IE	Т	ΙE	S	ΙE	R	IE	Q
Reset	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	۱cc	es	s		Na	me		De	sc	rip	tio	n															
	31 Read/Write IECC 0b00 = No interrupts enabled 31 Read/Write IECC 0b01 = Packet Complete interrupt enabled 30 Read/Write IESOF Start of Frame 30 Read/Write IESOF Start of Frame 29 Read/Write IERU Resume															abl	ed															
																abl	ed															
		2	9		R	ead	/Wr	ite		IE	RU		Re	sun	ne																	
		2	8		R	ead	/Wr	ite		IE	SU		Su	spe Ob Ob Ob Ob	nd 00 = 01 = 10 = 11 =	= No = Pa = FI = Bo	o int acke FO oth I	terru et C Erro Pac	upts omp or ir ket	en olet nter Cor	able e in rupt mple	ed terr : en ete	upt able and	ena ed I FIF	able =O I	d Errc	or in	terro	upts	s en	abl	ed
		2	7		R	ead	/Wr	ite		IE	RS		Re	set 0b 0b 0b 0b	00 = 01 = 10 = 11 =	= No = Pa = FI = Bo	o int acke FO oth I	terru et C Erro Pac	upts omp or ir ket	en olet nter Cor	able e in rupt mple	ed terr : en ete	upt able anc	ena ed I FIF	able =O I	d Errc	or in	terru	upts	s en	abl	ed
		26	:16			_	_		F	lese	erve	d	Re	ser	ved																	
		15	:14		R	ead	/Wr	ite		IE	X		En	dpo Ob Ob Ob	int 2 00 = 01 = 10 = 11 =	K = No = Pa = FI = Bo	o int acke FO oth I	terru et C Erro Pac	upts omp or ir ket	en olet nter Cor	able e in rupt mple	ed terr : en ete	upt able and	ena ed I FIF	able =O I	d Errc	or in	terru	upte	s en	abl	ed
		13	:12		R	ead	/Wr	ite		IE	W		En	dpo Ob Ob Ob Ob	int \ 00 = 01 = 10 = 11 =	<i>N</i> = No = Pa = FI = Bo	o int acke FO oth I	terru et C Erro Pac	upts omp or ir ket	en olet nter Cor	able e in rupt mple	ed terr : en ete	upt able and	ena ed d FIF	able =O I	d Errc	or in	terru	upts	s en	abl	ed

	Ph 0x	ysi 406	ca 60_	I A 00	d d 0 8	res	S			ysical Address UDCICR1 UDC 4060_0008																						
User Settings																																
Bit	31	30	29	28	27	26	25	5 24	23	22	2 21	20	19	18	17	16	15	14	1	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	IECC	IESOF	IERU	IESU	IERS	Re	se	erve	d	-				:			IE	Х	I	EW	IE	v	IE	U	IE	Т	IE	S	IE	R	IE	Q
Reset	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	0	0	0) 0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	es	5S		N	ame	;	De	esc	rip	tio	n															
		11:	10 Read/Write IEV Endpoint V .10 Read/Write IEV 0b00 = No interrupts enabled .10 Dob10 = Packet Complete interrupt enabled .10 0b10 = FIFO Error interrupt enabled .11 Dob10 = FIFO Error interrupt enabled .12 Dob11 = Both Packet Complete and FIFO Error interrupts enabled .13 Dob00 = No interrupts enabled .14 .15															able	ed													
		11:10 Read/Write IEV 0b01 = Packet Complete interrupt enabled 0b10 = FIFO Error interrupt enabled 0b11 = Both Packet Complete and FIFO Error interrupts enabled 9:8 Read/Write IEU Endpoint U 0b00 = No interrupts enabled 0b01 = Packet Complete interrupt enabled 0b10 = FIFO Error interrupts enabled 0b00 = No interrupts enabled 0b11 = Both Packet Complete interrupt enabled 0b10 = FIFO Error interrupt enabled 0b10 = FIFO Error interrupt enabled 0b11 = Both Packet Complete and FIFO Error interrupts en Endpoint T Endpoint T															able	ed														
		7	9:8 Read/Write IEU Endpoint U 9:8 Read/Write IEU 0b00 = No interrupts enabled 0b01 = Packet Complete interrupt enabled 0b10 = FIFO Error interrupt enabled 0b11 = Both Packet Complete and FIFO Error interrupts enabled 7:6 Read/Write IET Endpoint T 0b00 = No interrupts enabled 0b00 = No interrupts enabled 0b11 = Packet Complete interrupt enabled 0b10 = FIFO Error interrupt enabled 0b10 = FIFO Error interrupt enabled 0b10 = FIFO Error interrupt enabled 0b10 = FIFO Error interrupt enabled															able	ed													
		5	:4		R	ead	/Wi	rite			IES		En	dpo Ob Ob Ob Ob	int \$ 00 = 01 = 10 = 11 =	S = N = Pa = Fl = Ba	o in ack FO oth	terri et C Erri Pac	up or	ots er mple r inter et Co	iabli te in rupt mpli	ed iteri t er ete	rup ab an	t ena led d FII	able =0	ed Erro	or in	terr	upt	s en	able	ed
		3	:2		R	ead	/Wi	rite			IER		En	dpo Ob Ob Ob Ob	int I 00 = 01 = 10 = 11 =	R = N = Pa = Fl = Ba	o in acko FO oth	terri et C Erri Pac	up or	ots er mple r inter et Co	iabli e in rupi mpli	ed iteri t en ete	rup ab an	t ena led d FII	able =0	ed Erro	or in	terr	upt	s en	able	ed\
		1	:0		R	ead	/Wi	rite			IEQ		En	dpo Ob Ob Ob Ob	int (00 = 01 = 10 = 11 =	Q = N = Pa = Fl = Bo	o in acko FO oth	terri et C Erri Pac	up or cke	ots er mple r inter et Co	iabli e in rupt mpli	ed iteri t er ete	rup lab an	t ena led d FII	able =0	ed Erro	or in	terr	upt	s en	able	ed

1.5.2.3 UDC OTG Interrupt Control Register (UDCOTGICR)

UDCOTGICR, defined in Table 15, contains six control bits to enable interrupt-service requests for specific On-the-Go events. Setting any Interrupt-Enable bit enables the interrupt, while clearing any Interrupt-Enable bit disables that interrupt.



Table 15: UDCOTGICR Bit Definitions

	Pł 0x	nys (40)	ica 60_	I A 00	d d 1 8	res	55				UC	000	ото	SIC	R						ι	JD	0										
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	3 12	2 1	1 1	0	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d				IESF	Re	se	rve	d			IEXR	1		ese	rv	ed				IEVV40R	IEVV40F	IEVV44R	IEVV44F	IESVR	IESVF	IESDR	IESDF	IEIDR	IEIDF
Reset	?	?	?	?	?	?	?	0	?	?	?	?	?	?	0	0	?	?	?	?	?	1	,	0	0	0	0	0	0	0	0	0	0
		В	its		1	Acc	es	s		Na	me		De	SC	rip	tic	on																_
		31	:25			_	_		F	Rese	erve	d	Re	serv	ved																		
		2	24		R	ead	l/Wr	ite		ΙE	SF		OT 0 = 1 =	G S Int Int	Set_ erru erru	fea ipt ipt	atur t disa t ena	e co able able	omr ed d	nan	d r	ece	eive	əd									
		23	:18			_	_		F	Rese	erve	d	Re	serv	ved																		
	23:18 — 17 Read/Write									IE	XR		Ext 0 = 1 =	tern Int	al T erru erru	ra ipt ipt	insce t disa t ena	eive able able	r In d d	nterr	up	t Ri	sir	ng E	Edge	Э							
		1	6		R	ead	l/Wr	ite		IE	XF		Ext 0 = 1 =	tern Int	al T erru erru	ra ipt ipt	insce t disa t ena	eive able able	r In d d	nterr	up	t Fa	alliı	ng I	Edg	e							
		15	:10			_			F	Rese	erve	d	Re	ser	ved																		
			9		R	ead	l/Wr	ite	I	E۷۱	/40	R	OT 0 = 1 =	G \ Int	/bu: erru erru	s V ipt ipt	/alid t disa t ena	4.0 able able	V d d	Risi	ng	Ed	ge										
			8		R	ead	l/Wr	ite	I	ΕV	/40	F	OT 0 = 1 =	G Int Int	/bu: erru erru	s V ipt ipt	/alid t disa t ena	4.0 able able	V d d	Fall	ing) Ec	lge	;									
			7		R	ead	l/Wr	ite	I	E۷۱	/44	R	OT 0 = 1 =	G \ Int Int	/bu: erru erru	s V ipt ipt	/alid t disa t ena	4.4 able able	V d d	Risi	ng	Ed	ge										
			6		R	ead	l/Wr	ite	I	E۷	/44	F	OT 0 = 1 =	G \ Int Int	/bu: erru erru	s V ipt ipt	/alid t disa t ena	4.4 able able	V d d	Fall	ing) Ec	lge)									
			5		R	ead	l/Wr		IES	SVR		OT 0 = 1 =	G S Int Int	Sess erru erru	sio ipt ipt	on Va t disa t ena	alid able able	Ris d d	ing	Ed	lge												
			4		R	ead	l/Wr	ite		IES	SVF		OT 0 = 1 =	G S Int Int	Sess erru erru	sio ipt ipt	on Va t disa t ena	alid able able	Fal d d	lling	Ec	dge											
			3		R	ead	l/Wr	ite		IES	DR		OT 0 = 1 =	G A Int	∖-De erru erru	əvi ıpt ıpt	ice S t disa t ena	SRP able able	De d d	etec	t R	lisir	g	Edç	ge								

Copyright © 2009 Marvell

	Pł 0x	nys 40	ica 60_	I A 00	d d 1 8	res	5 S		UDCOTGICR											UDC												
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							IESF	Reserved						IEXR	IEXF	Reserved						IEVV40R	IEVV40F	IEVV44R	IEVV44F	IESVR	IESVF	IESDR	IESDF	IEIDR	IEIDF
Reset	?	?	?	?	?	?	?	0	?	?	?	?	?	?	0	0	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0
	Bits Acces							s	Name Desci						rip	iption																
	2				R	eac	l/Wr	rite	IESDF			OTG A-Device SRP Detect Falling Edge 0 = Interrupt disabled 1 = Interrupt enabled																				
		1			Read/Write				IEIDR			OTG ID Change Rising Edge 0 = Interrupt disabled 1 = Interrupt enabled																				
	0			Re			l/Wr	rite	IEIDF			OTG ID Change Falling Edge 0 = Interrupt disabled 1 = Interrupt enabled																				

1.5.3 UDC Interrupt Status Registers (UDCISR0, UDCISR1, and UDCOTGISR)

UDCOTGISR, UDCISR0, and UDCISR1 contain bits to generate the UDC interrupt request. Each bit in the UDC Interrupt Status registers is logically ORed together to produce one interrupt request. Figure 18 shows the UDC interrupt generation. When the Interrupt Service Routine (ISR) for the UDC is executed, it must read the UDC Interrupt Status registers to determine why the UDC interrupt occurred.



Figure 18: UDC Interrupt Generation



Every bit in UDCOTGISR, UDCISR0, and UDCISR1 is controlled by an enable bit in the UDC Interrupt Control registers (UDCOTGICR, UDCICR0 and UDCICR1). The enable bits, when cleared, prevent a status bit in the corresponding UDC Interrupt Status register from generating an interrupt. The Interrupt-Status bit is set and a UDC interrupt is generated when the enable bit for a particular status bit is set and an interruptible condition occurs. To clear Interrupt-Status bits, write a 1 to the bit position to be cleared.

UDCISR0 contains Interrupt-Status bits for Endpoint 0 through Endpoint P; UDCISR1 contains Interrupt-Status bits for Endpoint Q through Endpoint X. Each endpoint has the potential of two interrupt sources: FIFO Error and Packet Complete. UDCOTGISR contains Interrupt-Status bits for 12 USB On-the-Go events. UDCISR1 also contains Interrupt-Status bits for five USB events (see Section 1.5.2 for details on the use of these interrupts).

The register organization and individual bit definitions are shown in Table 16, Table 17, and Table 18.

1.5.3.1 UDC Interrupt Status Register 0 (UDCISR0)

UDCISR0, defined in Table 16, contain bits to generate the UDC interrupt request. Each bit in the UDC Interrupt Status registers is logically ORed together to produce one interrupt request.
Table 16: UDCISR0 Bit Definitions

	Рі 0>	hys (40)	ica 60_	I A _00	dd 0C	res	5S				UC	CI	SR	0							U	C										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IR	P	IR	N	IR	М	IR	L	IR	к	IR	J	IR	I	IR	н	IR	G	IR	F	IR	E	IF	۲D	IR	С	IR	в	IR	Α	IR	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	its		4	Acc	es	S		Na	me		De	esc	rip	tio	n															_
		31	:30		Re	ad/ to c	Wri clea	te 1 Ir		IF	R		En	ldpo	int l	P																
		29):28		Re	ad/ to c	Wri clea	te 1 Ir		IR	RN		En	ldpo	int l	N																
		27	' :26		Re	ad/ to c	Wri clea	te 1 Ir		IR	Μ		En	ldpo	int l	M																
		25	5:24		Re	ad/ to c	Wri clea	te 1 Ir		IF	RL		En	Idpo	int l	L																
		23	3:22		Re	ad/ to c	Wri clea	te 1 Ir		IF	K		En	ldpo	int l	K																
		21	:20		Re	ad/ to c	Wri clea	te 1 Ir		IF	۶J		En	ldpo	int .	J																
		19):18		Re	ad/ to c	Wri clea	te 1 Ir		IF	RI		En	ldpo	int l																	
		17	':16		Re	ad/ to c	Wri clea	te 1 Ir		IR	Η		En	Idpo	int l	Н																
		15	5:14		Re	ad/ to c	Wri clea	te 1 Ir		IR	G		En	ldpo	int	G																
		13	8:12		Re	ad/ to c	Wri clea	te 1 Ir		IN	1F		En	ldpo	int l	F																
		11	:10		Re	ad/ to c	Wri clea	te 1 Ir		IF	ε		En	Idpo	int l	E																
		9	9:8		Re	ad/ to c	Wri clea	te 1 Ir		IR	D		En	Idpo	int l	D																
		7	' :6		Re	ad/ to c	Wri clea	te 1 Ir		IR	C		En	ldpo	int	С																
		5	5:4		Re	ad/ to c	Wri clea	te 1 Ir		IF	RB		En	Idpo	int l	В																
		3	3:2		Re	ad/ to c	Wri clea	te 1 Ir		IF	RA		En	Idpo	int	A																
		1	:0		Re	ad/ to c	Wri clea	te 1 Ir		IF	RO		En	ndpo	int (0																



1.5.3.2 UDC Interrupt Status Register 1(UDCISR1)

UDCISR1, defined in Table 17, contains bits to generate the UDC interrupt request. Each bit in the UDC Interrupt Status registers is logically ORed together to produce one interrupt request.

Table 17: UDCISR1 Bit Definitions

	Ph 0x	ys 406	ica 60_	I A 00	dd 10	res	S				U [Re	DC egis	Int ste	ern r 1	up	t S	tat	us			U	C										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	IRCC	IRSOF	IRRU	IRSU	IRRS	Re	se	rve	d								IR	X	IR	νW	IR	v	IF	εU	IR	т	IR	S	IR	R	IR	Q
Reset	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	۱cc	es	s		Na	me	•	De	sc	rip	tio	n															
		3	81		Re	ad/\ to c	Wri lea	te 1 r		IR	СС		Co	onfig	gura	tior	ch	ang	e													
		3	0		Re	ad/\ to c	Wri [:] Iea	te 1 r		IRS	SOF	-	Sta	art c	of fra	ame	•															
		2	29		Re	ad/\ to c	Wri lea	te 1 r		IR	RU		Re	sur	ne																	
		2		Su	ispe	end																										
		2	27		Re	ad/\ to c	Wri lea	te 1 r		IR	RS		Re	eset																		
		26	:16			_	_			-			Re	ser	ved																	
		15	:14		Re	ad/\ to c	Wri lea	te 1 r		IF	٢X		En	dpc	oint	Х																
		13	:12		Re	ad/\ to c	Wri lea	te 1 r		IF	RW		Eı	ndp	oint	W																
		11	:10		Re	ad/\ to c	Wri lea	te 1 r		IF	۲V		En	dpc	oint	V																
		9	:8		Re	ad/\ to c	Wri lea	te 1 r		IF	งบ		En	dpc	oint	U																
		7	:6		Re	ad/\ to c	Wri lea	te 1 r		IF	₹Т		En	dpc	bint	Т																
		5	:4		Re	ad/\ to c	Wri lea	te 1 r		IF	RS		En	dpc	oint	S																
		3	:2		Re	ad/\ to c	Wri lea	te 1 r		IF	RR		En	dpc	oint	R																



Table 17: UDCISR1 Bit Definitions (Continued)

1.5.3.3 UDC OTG Interrupt Status Register (UDCOTGISR)

UDCOTGISR, defined in Table 18, contains bits to generate the UDC OTG interrupt request. Each bit in the UDC Interrupt Status registers is logically ORed together to produce one interrupt request.

	Ph 0x	ys 40	ica 60_	I A _00	dd 1C	re	SS				UC	C	ото	GIS	R						U	C										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	€d				IRSF	Re	se	rve	d			IRXR	IRXF	Re	ese	rve	d			IRVV40R	IRVV40F	IRVV44R	IRVV44F	IRSVR	IRSVF	IRSDR	IRSDF	IRIDR	IRIDF
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0
		в	its		4	٩c	ces	s		Na	me		De	sc	rip	tio	n															
		31	:25				_		R	ese	erve	d	Re	ser	ved																	
		2	24		Re	ad to	/Wri [.] Clea	te 1 Ir		IR	SF		ОТ	GS	Set_	fea	ture	e co	mm	and	d re	ceiv	ed									
		23	:17				_		R	ese	erve	ed	Re	ser	ved																	
		1	6		Re	ad to	/Wri [.] Clea	te 1 r		IR	XR		Ex	terr	al ⁻	Frar	isce	eive	r Int	errı	upt I	Risi	ng I	Edge	e							
		1	5		Re	ad to	/Wri [.] Clea	te 1 Ir		IR	XF		Ex	terr	al ⁻	Frar	ISCE	eive	r Int	erru	upt I	-all	ing	Edg	е							
		14	:10				_		R	ese	erve	ed	Re	ser	ved																	
			9		Re	ad to	/Wri [.] Clea	te 1 r	IF	21/1	/40	R	ОТ	٦G \	/bu	s Va	alid	4.0	VF	Risir	ng E	dge	Э									
			8		Re	ad to	/Wri Clea	te 1 Ir	Ił	۲ ۷۷	V 40	F	ОТ	G١	/bu	s Va	alid	4.0	VF	alli	ng E	Edg	е									

Table 18: UDCOTGISR Bit Definitions



	Pł 0x	ys 40	ica 60_	I A _00	dd 1C	res	5S				UC	oco	ото	GIS	R						U	DC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23 2	2	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d				IRSF	Res	e	rve	d			IRXR	IRXF	Re	se	rv	ed			IRVV40R	IRVV40F	IRVV44R	IRVV44F	IRSVR	IRSVF	IRSDR	IRSDF	IRIDR	IRIDF
Reset	?	?	?	?	?	?	?	?	? 1	,	?	?	?	?	0	0	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0
		в	its		4	4 c c	es	s	٢	la	me	•	De	sc	rip	tio	n															
			7		Re	ad/ to C	Wri [.] Clea	te 1 r	IR	V١	/44	R	от	٦G	/bu	s Va	alid	4.4	VF	Risir	ng E	Edg	Э									
			6		Re	ead/ to C	Wri [.] Clea	te 1 r	IR	V١	/44	F	то	٦G \	/bu	s Va	alid	4.4	VF	alli	ng l	Edg	е									
		:	5		Re	ead/ to C	Wri Clea	te 1 r	I	રક	SVR	ł	от	GS	Ses	sior	n Va	lid I	Risi	ng I	Edg	e										
			4		Re	ead/ to C	Wri [.] Clea	te 1 r	I	RS	SVF	·	от	GS	Ses	sior	n Va	lid	Fall	ing	Edą	je										
			3		Re	ead/ to C	Wri [.] Clea	te 1 r	I	25	SDR	2	от	G A	₹-D	evic	e S	RP	De	tect	Ri	sing	Ed	ge								
			2		Re	ead/ to C	Wri [.] Clea	te 1 r	I	RS	SDF		от	G A	۹-D	evic	e S	RP	De	tect	Fa	lling	Ed	ge								
			1		Re	ead/ to C	Wri [.] Clea	te 1 r	1	RI	DR		от	G I	DC	Char	nge	Ris	ing	Edę	ge											
			0		Re	ad/ to C	Wri [.] Clea	te 1 r		RI	DF		от	GI	DC	Char	nge	Fal	ling	l Ed	ge											

Table 18: UDCOTGISR Bit Definitions (Continued)

1.5.4 UDC Frame Number Register (UDCFNR)

UDCFNR, shown in Table 19, holds the 11-bit frame number contained in the last received SOF packet. If the SOF interrupt is enabled, a SOF interrupt is generated when the frame-number bits are updated.



Table 19: UDCFNR Bit Definitions (Continued)

Copyright © 2009 Marvell



Table 19: UDCFNR Bit Definitions (Continued)

1.5.5 USB Port 2 Output Control Register (UP2OCR)

UP2OCR, shown in Table 22, contains control bits to select the input and output signals for the host controller Port 2 USB transceivers, the USB Device controller transceivers, and the GPIOs used for USB OTG operation. These bits select several interface options. Only one connection is allowed to each of the ports at a time. Unpredictable behavior occurs if more than one set of I/O is specified for a port. Refer to Section 1.4.8 for more information on OTG interface options. All reserved bits are read as unknown values and must be written with only a 0. A question mark indicates that the value is unknown at reset.

Table 20 shows the legal combinations of USB Port 2 control bit settings.

UP2OCR	Control Bits	5	Differential	Single-Ended
НХОЕ	HXS	SEOS	Port	Port 2
0	0 or 1	0	Off	Off
0	0 or 1	2	Off	Non-OTG Device
0	0 or 1	3	Off	Non-OTG Host
0	0 or 1	4	Off	External OTG Transceiver Device
0	0 or 1	5	Off	External OTG Transceiver Host
1	0	3	Non-OTG Device	Non-OTG Host
1	0	6	Internal OTG Transceiver Device	External OTG Charge Pump Device
1	1	2	Non-OTG Host	Non-OTG Device

Table 20: Legal Combinations of USB Port 2 Control Bit Settings



Table 20:	Legal Combinations	of USB	Port 2 Control	Bit Settinas	(Continued)
					(

UP2OCR	Control Bits	5	Differential	Single-Ended
HXOE	HXS	SEOS	Port	Port 2
1	1	7	Internal OTG Transceiver Host	External OTG Charge Pump Host
1	0	0	Non-OTG Device	Off
1	1	0	Non-OTG Host	Off

1.5.5.1 USB Host Controller Single-Ended Output Select

Table 21 lists the signals selected for output on the USB alternate function ports for each value of SEOS. A value of SEOS = 0 does not select any outputs. Refer to Section 1.4.8 for more information on the operation of each selection value.

GPIO	SEOS V	alue Sele	ction					
Function Port	0x0	0x1	0x2	0x3	0x4	0x5	0x6	0x7
USB_P2_1	_	_	UDC Rx Data (RCV -in)	UHC Rx Data (RCV -in)	Ext. OTG Transceiv Interrupt	er	SRP De	tect
USB_P2_2	—		UDC OE (OE_n - out)	UHC OE (OE_n - out)	OE_Tp_Ir	it_n	Session	Valid
USB_P2_3	—	_	UDC Rx D- (VM - in)	UHC Rx D- (VM - in)	-		Vbus Va	lid 4.4 V
USB_P2_4	—	_	UDC Tx D- (VMO - out)	UHC Tx D- (VMO - out)	UDC D-	UHC D-	Charge Vbus En	Pump able
USB_P2_5	—	_	UDC Rx D+ (VP - in)	UHC Rx D+ (VP - in)	UDC D+	UHC D+	Vbus Va	lid 4.0 V
USB_P2_6	—	_	UDC Tx D+ (VPO - out)	UHC Tx D+ (VPO - out)	_	_	_	_
USB_P2_7	-	—	SPEED		SPEED		OTG ID	
USB_P2_8	_	_		USBHPEN2	Suspend		Charge Vbus Pu Enable	Pump Ise

	Pł 0x	nys 40	ica 60_	I A 00	d d 2 0	res	5 S				UP	20	CR								U	DC	;										
User Settings																																	
Bit	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	1	1	0	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d		SE	:0	S	Re	serv	ved			-	XOE	IXS	Re	ese	erv	ed			non	XSUS	XSP	MSTAT	PMBlockEnbN	DSTAT	PPUE	MPDE	PPDE	PVPE	PVEN
Reset	?	?	?	?	?	0	0	0	?	?	?	0	?	?	0	0	?	?	?	?	?	0	-	0	ш 0	0	0	1	0	0	0	0	0
		в	its		4	Acc	es	ss		Na	me		De	esc	rip	tio	n					_											
		31	:27			_	_			Rese	erveo	k	Re	sei	vec	I																	
		26	::24		R	ead		/rite		SE	OS		Sii Se GF US us sig Wa Ma 00 00 01 wit 01 01 01 10 11	$\frac{1}{2} = \frac{1}{2} = \frac{1}{2}$	e-Er ts th s. T sign to p lling op ne ne Ho De Ho De Ho	ideo ne L he o als. rovi is o even nent r Co t us vice xter st co al ti vice st co st co	d Ou ISB GPI The deternts, charter ed configure configur	utp da lO c e L Wa ecte ref apt tra tra tra colle sce ntro colle	ut S ata con JSB kkeu ed. I fer t ter i ter i ter i satic olle olle olle olle wolle	Selectrol houtp For the For the for the for the selectrol r wi vith	ect but sto whinf inf CXA Dev cteo ngl er e-e tho ext	on mu con corr Clo <i>3x</i> <i>celo</i> d. e-e end end terr exte	the st tro a (ck pe nd ed err al	e s be ller Cor Cor cor ed op nal of chal	ing pro r sin nne ontr ces Ma opera OT TG cha arg	le-e ogra ngle ect/I n pro olle sor nua erat ation G ti tran arge e p	ende imm Disc ogra rs a Fai n. ion n us rans e pu ump	ed s ned dec oni amr nd mily usi scei sive mp	ign to : d ou nec Pow ? Vo ng GF iver	als sele utpu t or g Ul wer o <i>l. I</i>	thrc ect t tts c Re: DC Sy:	bugi he sun ster	h be ne m s vith
		23	:20				_			Rese	erveo	k	Re	sei	vec																		_
		19	:18				_			Rese	erveo	k	Re	sei	vec																		
			17		R	ead	I/W	/rite		HX	OE		Ho En tra O rec co tra 0 = 1 =	st l abl nsc G ceiv ntro nsr = In = In	Port es/c ceiv tran ved oller nitte terr terr	2 T disa er. \ sce thro Po ed a al t al t	ran bles Vhe iver ugh rt 2 nd rans rans	s th en I is n th OT rec sce	eive he L HXC disa is p G 1 eive	er C JSE DE able oort tran ed t r dis r er	utp hc is c W sc hrc sat	out stand her eive oug led	En col re n n F er i h t	ab ntro d, t D U IX(s e his	le olle the ISB DE enal po	r Po US da is s oleo rt.	ort 2 B h ta c et, 1 J an	2 Intost an I the d U	tern cor be t US JSB	nal (ntro tran B h da	DTC ller smi ost ta c	e Por tteo	rt 2 1 or be

Table 22: UP2OCR Bit Definitions



	Ph 0x	nys 40	ica 60_	I A _00	dd 20	res	5 S				UP	20	CR									UC	C										
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 1	2	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	ed		SE	ΞO	S	Re	serv	ved				HXOF	HXS	Re	ese	er v	'e (d		IDON	EXSUS	EXSP	DMSTAT	VPMBlockEnbN	DPSTAT	DPPUE	DMPDE	DPPDE	CPVPE	CPVEN
Reset	?	?	?	?	?	0	0	0	?	?	?	0	?	?	0	0	?	?	?	7	?	?	0	0	0	0	0	1	0	0	0	0	0
		В	its			Aco	ces	ss		Na	me		De	esc	rip	otic	n																
	? ? ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? ? 0 0 ?														us Sis hos ort dev at U ler.	e th s cle st P 2 I/ /ice /SB	e U eare ort O is coi hig	SB 2 tra s as ntro h sp	hos he sigi ller bee	st USI ceiv ned I/O d.	B ver. to is												
		15	5:11			-				Rese	erve	b	Re	se	rveo	ł																	
			10		R	ead	W\k	'rite		ΙD	ON		OT All on sig ID (U sa (U ID Se	rG ow the jna pir DC mp DC val	ID F s sc e ID l is v a, se ICF ICF ICF ICF ICF ISF Iue, Dn 1	Rea oftwa pin valic et IE 0, t RID 0, t clea .4.8	d E to d or IDF JD(R a JD(ar II 3.5.	nat to seli- nly v R ai CIC nd CIS DO	ole rea ect who R1 IRI IRI R1 N t	d t A- en IEI , a DF , a o r	he or ID DF nd in nd red	va B- ON UI th UI uce	lue dev l is the DCC e U DCC e po	sel vice set. otc DC DC DC owe	ect fur To DC GIC Int GISI	ed k rea Inte R), erru R), <i>J</i>	by the onal d the the upt s Afte	he l lity. he v pt C Stat stat stat	JSE The alue ont et IE us I adin n. R	3 O ⁻ e ID e or rol DON Reg ng t	rG inp the Rec l ar iste he r to	cab out e O giste nd ers OT	ole TG ers G
			9		R	ead	J/W	′rite		EX	SUS		Ex Se inc	ter ts t lica	nal he s ite t	Trai Sus hat	nsc per the	eive nd-E US	er S Ena BB	Sus able she	spe e b oul	end it tl d e	l Er hat ente	abl an er S	e exte usp	erna	al tra I.	ans	ceiv	/er (can	use	e to
			8		R	ead	3/W	rite		EX	(SP		Ex Se tra	ter ts t	nal the ceiv	Trai Spe er to	nsc ed- o in	eive Co dic	er S ntro ate	Spe ol s th	eec sigi e s	d C nal spe	ont tha ed	rol at ca of ti	an b he l	be u USE	sec 3 cc	l by	an	ext	ern	al	
			7			R	eac	1		DMS	STAT	-	Hc Re	ost ead	Por s th	: 2 T e st	Frar atu	nsco s of	eiv f th	er e F	Sta Por	atus t 2	s of D p	D p bin.	bin								

	Ph 0x	ys 40	ica 60_	I A _00	dd 20	res	6 S				UP2	0	CR										U	oc											
User Settings																																			
Bit	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	1	15	14	13	1	2	11	10	9	8	7	6	5	4	:	3	2	1	0
	Re	se	rve	d		SE	0	S	Re	serv	ved				HXOF	SX H	F	Re	se	rv	e	d		NOCI	FXSUS	FXSP	DMSTAT			DPSIAI	DPPUE	DMPDE	DPPDE	CPVPE	CPVEN
Reset	?	?	?	?	?	0	0	0	?	?	?	0	?	?	0	0	?	?	?	?	1	?	?	0	0	0	0	0	1	0		0	0	0	0
			6		R	eac	1///	/rite	VPI	MBIc	bckEn	ΡN	Ha Ma Ca (V (U ha (O • • • W VF co de Th do Of	both both post I post I	Port Port) pols)) po OCF Port n) is port onno pont pont pont port port ne L port port ne L port por	the ports R[C 3 ig s de JSE o a nost ecte ect/ rate VM d to d to driv de-a	vp of w F (gn a h fu c h e d is d G o h e h r e as	per per vhe G] = nor ass nos sol l or scan scan SPI scan SPI pock D po a fu e ho man scan SPI scan SPI scan scan scan scan scan scan scan scan	m I rati es ert t P spe non (O En ort: ull-s ost y n ste	Blo on he)x2) the ed, ort ed tre or all hec or all hec sw spe red ot ady	ck of U). V c 3 (corte sa is the copy s	f the SE VPC in 12 pgr VF in 2 pgr in 2	nal le l le l le l le l le l le l le l le	ble JSE in Vi ind ind ind ind ind ind ind ind ind in	_N B_P Trai PME VM he f ceiv) dev dev ts. I he e US is (ps) col the	(cor 3_6 Bloc O p ollo rerice Eith hod ball exte B h de-a or s nne stly i	of control of control	I bi PC arle nbl s w g r mc he dete e u l de e u l de u l de u u l de u l de l	t fo)) a ss vhei est dev erm sec evic ort 3 ed. pee coni cans VF	r Si nd movie clen ricti car car dinir se s re the car (nec sce PO p	Use are set of the set	gle- SB_ red, 3_F be c con s al the tus oort 5 M sequerle rts	End _P3 , the 23_2 conr ined way s a reg izes cal lbps uen ss o who	ded _4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	SB ted er. e
			5			Re	eac	k		DPS	STAT		Ho Re	ost l ead	Por s th	t 2 ⁻ e st	Tra tat	ans tus	sce of	eive the	er e F	Sta >o	atu: rt 2	s of D-	D+ - pir	י pir ז.	1								



	Рі 0>	hys (40	sica 60_	1 _0	Add 020	res	55				UP	20	CR									UC	C										
User Settings																																	
Bit	31	30	29	2	8 27	26	2	5 24	23	22	21	20	19	18	17	16	15	14	1	3 1	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved SEOS Reserved Work Reserved ? ? ? ? ? 0 0 ? ? 0 0 ? ? 0 0 ? ? 0 0 ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? 0 0 ? ? ? ? 0 0 ? <															/e	d		NOO	XSUS	XSP	MSTAT	PMBlockEnbN	PSTAT	PPUE	MPDE	PPDE	PVPE	PVEN				
Reset	2	2	2	2	2	0	0	0	2	2	2	0	2	2	т о	т о	2	2	2	2	2	2	_⊒ ₀	Ш о	ы о		> 0					ပ ဂ	0 0
Reser	ŀ	? ? ? 0 0 ? ? 0 ? ? 0 ? ? ? ? 0 0 ?														•	<u> </u>	U	U	•	U	U	•	U	U	U	U	•					
	? ?															ler al L ena is s the ullu vice ost . W OT hos Tab	boord BB ble e O ps a but ith t G is age	: 2 d; TG are it is ; ; 20, 77															
			3		R	ead	^/ \k	Vrite		DM	PDE		Hc En Po US WI wh dis Se OT the the co pu	est F able rt 2 BB 1 nen en abl t Dl G i e US e ho ntro Ildo	Port es/c tra Trar DM DM ed. MPI nte SB (SB (SB (st F iller wn	2 T disa nsc NPD PD DE rfac OT OT Port in a is d	Fran ble eive eive E is E is Whe e. V G po 2 is a nc	isce s th er a r. s se s cle en t With orts s us on-(eive le p ls s et, ear the s an th s ac OT d a	er l pul sho SV red his re e d as re o d as	D– Ildc owr V3 I, S ost seith s th cor req	Pu owr is o W3 PO ttin he nfig uir	ulldo n on Fiq close 3 is rt 2 ig, t an trar jura ed f	own the gure clos is t he l A- to sce tior	i Er e D- and sed use D-p or E eive n. W	habl - pin 5, "C d D- l and d to bulld 3-de er fo /ith C tra	e n or con pull d th im vice r th this	dov e D oler n is e. C e U seiv	e ho tion vn i -pu ena Clea SB crer l	to to s er lldo t ar able r PI dev g, th /O.	con Ext nab wn n U: d w DE vice ie E	troll erna led; is SB wher whe	ler al n ən

	Pł 0x	nys 40	ica 60_	I A _00	dd 20	res	5 S				UP	20	CR										UC	oc										
User Settings																																		
Bit	31	30	29	28	27	26	25	5 24	23	22	21	20	19	1	8 1	7	16	15	5 14	13	1	2	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d	-	SE	ĒO	S	Re	serv	ved		-			HXOE	HXS	R	ese	rv	ec	k		IDON	EXSUS	EXSP	DMSTAT	VPMBlockEnbN	DPSTAT	DPPUE	DMPDE	DPPDE	CPVPE	CPVEN
Reset	?	?	?	?	?	0	0	0	?	?	?	0	?	?	0)	0	?	?	?	?	•	?	0	0	0	0	0	1	0	0	0	0	0
		в	its			Acc	ces	ss		Na	me		De	es	cri	ipt	tio	n																
			2		R	eac	×~\t	/rite		DPP	PDE		Hc En Po US Wi en pu Se OT se OT B-0 pu B-0 tra col rec	ost all Beald II Certher St Gealld Certher St Gealld Certher St St Certher St Co St Certher St St Certher St St St St St St St St St	t Po ole/ 2 tr 2 tr bled lowin DPF 3 int face this s are Po 0 block int face int faco int face int face int face int face int i i i i f i i i i i i i i i i i i i i	ort : dis ran DPI terf e is s s t e t rationalise ive rationalise for terf	2 T sab SC PD whe s d PD v fac s to fac s to s to s d Se fac s to s d Se fac s to s d s to s d s to s d s to s d s to s d s d s d s d s d s d s d s d s d s d	rar les eive E is en I lisa whe e a c ing A-c c us ind the lisa t P UD0	nsce s the er a er. s se DPF blec en th and t ct as location blec blec DE blec DE he L	eive e pu s s s PDE d. the ce to i ting B C d w to (JSE this ans	er [ho be + fan fthe be see	D+ low wr /3 i s c st TC A-coul ad a coul ad ad a coul ad a coul ad a	Pu vn is c lea Po B IE dev ldo are cor the cor the ing er I	ulldo on t Fig closs red rt 2 D is vice vice vice vice vice vice vice vice	own he l jure ed a , SV is u 0, ir on s are oull an L SB (ction oces hos ntro e D	En D+ and V3 used of the e el dow JSE OT n. V ssol t P of t P	able pins , "C the is o d to catin US nab vn E G ir Vith r US ort 2 · in :	e s or conr pen imp ng t B C led 0+. (CG i this SB (2 is a no own	h the hec he l he l he l he l he l he l clean inter is con- is con-	e ho tion Illdo d th USE co en t ar P rfac ettin G pc DTC disa	ost o to l wwn he C t an 3 O nne he l DE a to b g, ti orts use ble	con is D+ TG ectio USE wh nd be th are d as	troll erna SB on. 3 O ⁻ ent the D+ e the s the s	er ۱ I G he
			1		R	eac	//\\	/rite		CP	VPE		Ch En de rec	al al vie qu	rge oles ce t irec	Pu sth op db	umj ne ` oro y ti	p V Vbi vid he	/bus us c e Vł OT(i Pu hai bus G S	uls rge s us Ses	e E sin ssio	Ena ircu ig a on	able uitry 10 Rec	in a mA jues	an o k cu st P	exte rrer roto	erna nt so ocol	l ch ourc	arg ce fo	e p or th	um ne p	p oulsi	ng
			0		R	eac	7/V	/rite		CP	/EN		Ch En US	iai ab SB	rge oles Vb	Pu s a ous	umj n e s.	p V exte	/bus erna	Er I ch	nal nar	ble rge	e e pi	ımp	de	vice	e to	pro	vid	e vo	olta	ge t	o th	е

1.5.6 USB Port 3 Output Control Register (UP3OCR)

UP3OCR contains two bits that control the USB transceivers for Port 3 on the USB host controller to enable use with an external transceiver. The USB host Port 3 Configuration (CFG) bits set the operating configuration for Port 3 of the USB host controller. This port can be used to connect to an external device and/or transceiver in several different configurations. The USB host controller Port 3 inputs provide a Wakeup when resume signalling is detected. USB host controller Port 3 inputs cannot provide a Wakeup when a connect/disconnect is detected. Refer to the "Clocks Controller and Power Management" chapter in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for information on programming UDC Wakeup events.

April 6, 2009 Released



When CFG is 0x0, the USB host controller Port 3 is configured to connect the internal USB host controller Port 3 outputs to an external USB transceiver. When CFG is 0x1, the USB host controller Port 3 is configured to connect an external device controller directly to Port 2 outputs. This is a special mode of operation called *Passthrough mode* in which the ports are internally routed together and no intervention from either the UHC or UDC occurs. UP2OCR[HXOE] should be cleared for this mode of operation.

When CFG is 0x2, the USB host controller Port 3 is configured to connect the processor USB host controller Port 3 outputs to an external USB device controller, with the external USB device controller providing the Output Enable control to the processor USB host controller Port 3 transceiver. In this mode, Port 3 is best thought of as looking like a transceiver to the external device. Table 24 lists the USB host controller Port 3 Configuration selection values and the signals assigned to each GPIO for each setting.

GPIO	Port 3 Confi	guration - UP	30CR[CFG]
Function Port	0x0	0x1	0x2
USB_P3_1	UHC Rx Data (RCV - in)	USB_P2_1	UHC Rx Data (RCV - out)
USB_P3_2	UHC OE (OE_n - out)	USB_P2_2	UHC OE (OE_n - in)
USB_P3_3	UHC Rx D– (VM - in)	USB_P2_3	UHC Rx D- (VM - out)
USB_P3_4	UHC Tx D– (VMO - out)	USB_P2_4	UHC Tx D- (VMO - in)
USB_P3_5	UHC Rx D+ (VP - in)	USB_P2_5	UHC Rx D+ (VP - out)
USB_P3_6	UHC Tx D+ (VPO - out)	USB_P2_6	UHC Tx D+ (VPO - in)

Table 23: USB Host Controller Port 3 Configuration Selection Values

Table 24: USB Host Controller Port 3 Configuration Selection Values

GPIO	Port 3 Configur	ation - UP3OCR[(CFG]	
Function Port	0x0	0x1	0x2	0x3
USB_P3_1	UHC Rx Data (RCV - in)	USB_P2_1	UHC Rx Data (RCV - out)	_
USB_P3_2	UHC OE (OE_n - out)	USB_P2_2	UHC OE (OE_n - in)	_
USB_P3_3	UHC Rx D– (VM - in)	USB_P2_3	UHC Rx D- (VM - out)	_
USB_P3_4	UHC Tx D– (VMO - out)	USB_P2_4	UHC Tx D- (VMO - in)	—

GPIO	Port 3 Configura	ation - UP3OCR[C	FG]	
Function Port	0x0	0x1	0x2	0x3
USB_P3_5	UHC Rx D+ (VP - in)	USB_P2_5	UHC Rx D+ (VP - out)	_
USB_P3_6	UHC Tx D+ (VPO - out)	USB_P2_6	UHC Tx D+ (VPO - in)	

Table 24: USB Host Controller Port 3 Configuration Selection Values (Continued)

The register organization and individual bit definitions are shown in Table 25. All reserved bits are read as unknown values and must be written with only a 0. A question mark indicates that the value is unknown at reset.

Table 25: UP3OCR Bit Definitions



1.5.7 UDC Endpoint 0 Control Status Register (UDCCSR0)

UDCCSR0, shown in Table 26, contains 11 bits to operate Endpoint 0 (Control endpoint).



Table 26: UDCCSR0 Bit Definitions

	Pł 0x	nys 40	ica 60_	I A 01	dd 00	res	5 S				U	DC	C	SR()									ι	UC	C												
User Settings																								I										ļ				
Bit	31	30	29	28	27	26	25	5 24	23	22	2 21	20	1	9 1	8	17	1(6 1	5 1	4	1	3	12	2	11	10	9	8	3	7	6	5	4	3	2	1	0	
	Re	eserved																R	es	eı	r١	ve	d			ODFCLR		ACM	AREN	SA	RNE	FST	C CT			L -		>
Reset	?	? ?															?	?	?		?	?	?	1	?	0	0	()	0	0	0	0	0	0	C	0	-
		BitsAccessNameD31:16—ReservedF															tie	on																				-
		31:16—ReservedReserved15:11—ReservedReserved																																		-		
		15:11 — Reserved 10 Read/Write ODFCLR OPC Disable FIFO Clear 0 = OPC FIFO clear logic is enabled																									-											
			10		R	eac	I/W	/rite	FCL	.R	(1 ("	DPC) = (1 = (Cont Bac	DF DF ro k-)isa PC I PC I Is t to-E	ible FIF FIF he Ba	e FI -O (-O (-OF ck S	FO clea Clea PC I Setu	C ar ar FII JP		ea ogi og O Pa	r c i ic cle <mark>ck</mark>	s e is ear <mark>ets</mark>	ena dis r Ic s".	abl sab ogic	ed leo ; o	d. utli	ne	d ir	n Se	ectio	on 1	1.4.	1.1	.1,				
			9		R	eac	I/W	/rite		H	ACM		A S V iii A r V U C	ACK The statu Whe n re ACK requ JDC JDC (1 = \$ (C A(s n qu es a re Se or Se	Cont CM in r AC lest of NA esp nd nm nd mm	tro bi eq M fc en K bllo K M A C ar N/	I Ma t en jues is s bllov AC owin unti nds CK r nds AK r nds	ode abl ts o et t ving M i g a l Af with esp with esp unt	es of of s S RE n a o o n r o o il	s S O a se Se E an non A	so Set), tl Set_ et_ N i se set_ se se .RE	ftw _c et_ to co s s co s co f co f co f co f co f c	var on Co 1, nfi set K S K S S S S	re fig DC onfi igu to Set are Set 1	cor gura c a igu e L urat o 1. co e in _co	atio uto ration JD ion w onf ite	ol c oma ior C r he ext igu rve	of ti an atio atio es nd sta nti rationationationationationationationation	he d S call nd por Se soft atu tior on	ACI Set_ y re Set_ nds st_ir war s in n an	K re inte spc int to t rec d S d S	espo rfac erfa erfa he acc et A jue et_ et_	ons ce (s to ace sta e co ARE st. inte	e to com the wit tus omr EN t erfa	o th ima e si h a in nai o 1 ce ce	ne ands. atus an nd , the	
			8		Re	ead/ to	Wı Se	rite 1 et		A	REN	1	A t c r V r A C	ACK Whe to the composite required with Tesp ARE 0 = 3 0 = 3	R n es a s a N S e o r S e o r S e o r	esp AC stat and t fo NA ds wh nd mm nd	M Sus Is. M M M M M A M A C M A	nse = 1, s in 1 Wh win unti unti a an AK r nds. CK r nds.	En Af req en g a l Af n A oth resp	at RE AC RE C er		le N e Sts M et_ N i SE SE Ise	of is co s s o th TL to	abl Se nfi iet JP S	les et_ igu t. V ne Set	s sc _cc the urat Vhe ext _cc _cc	oftv onfi ior en sta ma onf	var gu DC atu ind igu	e c rat re nd ftw s ii is is irat	con ion sp se rare rec tior	trol onc et_ir e se eque ceiv n an	of t d S ls to terf ts A est. ed. d S d S	he et_i th ace RE Th et_	AC inte e s e co EN, e L inte	K re rfac tatu omr the IDC erfa	esp s i nar UI cl	onse n the nd DC ears	

	Ph 0x	ys 40(ica 60_	I A 01	dd 00	res	6 S				U	oco	cs	R0							U	DC										
User Settings																	Ι															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19) 18	17	16	6 15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	Reserved Reserved ? <td?< td=""> ? ?</td?<>																	ACM	AREN	SA	RNE	FST	SST	DME	FTF	IPR	OPC				
Reset	?	? ? <td?< td=""> ? ?</td?<>															0	0	0	0	0	0	0	0	0	0	0					
		Bits Access Name Description 7 Read/Write 1 SA Setup Active																														
		7Read/Write 1 to ClearSASetup Active Indicates that the current p part of a USB Setup comm time as Out-Packet-Comp 0 = Setup command is ina 1 = Setup command is act NOTE: SA must be cleare6RRNEReceive FIFO Not Empty: Indicates unread data in the setup command data in the Receive FIFO Not Empty: Receive FIFO Not Empty: 															nt p mm mpl inac acti arec	ack and ete ctive ve d w	et in d. Th (OF e or on t hen	n the nis b PC). the he L OP	e Er bit bo US JSB C is	idpo eco B cle	oint mes arec	0 R s ac	ece	eive e at f	FIF he	O is sarr	i ie			
		6 R RNE Receive FIFO Not Empty: Indicates unread data in the Er be polled when the OPC bit is data in the Receive FIFO. The until this bit clears or data is lo 0 = Receive FIFO not empty. 1 = Receive FIFO not empty.															ndp set Rec st.	oint to d ceive	0 R etei e FII	ece mir =O	eive ne w mus	FIF /het st cc	O. her ontir	This the nue	to bit	mu s an e re	st iy ead					
		:	5		Re	ead/ to	Wri Set	ite 1 t		F	ST		Fc Fc S1 bit 0 :: 1 ::	orce orces TALL t bec = UI = Fc	Sta s the ha caus DC o orce	ll nd se car sta	JDC Ishal End nnot all h	to is ce fo poin rem ands	ssu or tl nt 0 nair sha	ie a he c car n in ake	ST/ curr nno stal	ALL ent t rer lled	han Con nain con	dsh trol in a ditic	ake trar a st	e. Af nsfe alleo	ter t r, th d cc	the e U ondi	UD(IDC Ition	C is clea	sue: ars f	s a the
			4		Re	ead/ to (Wri Clea	ite 1 ar		S	ST		S€ S€ FS Pa 1 :	ent S et by ST b acke = U[Stall the it be t-Co DC s	e U ein om ser	IDC g se iplete nt sta	whe t. W e Er all h	en i /he ndp and	t iss n S ooint dsha	sues ST : 0 i ake	s a s is so nter	stall et, L rupt	han IDC is e	dsh ISR enal	ake 0[IF bled	as R0]	a r is s	esul et if	t of the	the	
			3		R	ead	J/W1	rite		D	ME		DI Fc Pa Pa ge Pa ge DI 0 : Se	MA I or Er ndpc acke acke sceiv ssum enera acke enera MA e end	Ena ndpo int (t-Co ed, ned atec atec atec enal end data	ble bin 0 F bom an the d in ble da	e TFO plete plete d all e dat stea plete o not e can ta re ecciv	Dut t me e int e int of t a is d o e int ify t be eccivity ed	rar mo terr terr he un f a terr he dis ved	nsac ory. 7 rupt rupt DM rupt DM sable inte	ction The and is a ded ded ded is r A c ed o erru equ	ns o UD d DN asse ed d usi equa not a ontr only upt a lest	nly, C us MA r rted ata ng ti est. usse oller whe fter afte	to re ses equ is st he c lf D rted of en tl EO r EO	equ DM est ent iill ir ore ME , bu the P re DP r	est E to If the the s, so is s ut a rece DMA eccei rece	DM con he t Encc e Re an et, 1 DM eive A ch ved	A rentro pit is l-of- inte the A re ed d anr d.	eadi I the S cle Pac ive I eque ata.	ng (e Er eare cket FIF(pt is est i	of idpc id, th is D. It s	bint he ∶is ed.

Table 26: UDCCSR0 Bit Definitions (Continued)



	Pł 0x	nys 40	ica 60_	I A 01	d d 0 0	res	5 S					U	C	C	SR	0									U	DC	;										
User Settings																																					
Bit	31	30	29	28	27	26	2	5 24	23		22	21	20	1	9	18	17	16	6 1	5	14	1:	3	12	11	1	0	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d															F	≀e	se	r٧	/e	d			OUFCER	ACM	AREN	SA	RNE	FST	SST SST	- ME		E B B	OPC
Reset	?	? ?															? nip	? tio	? on		?	?		?	?	0		0	0	0	0	0	0	0	0	0	0
		BitsAccessNameDes2Read 0/Write 1 to SetFTFFlush Rese FIFC Tran contri 1 = F1Read/Write 1 to SetIPRIn Pa Indic when Tran														sh sets O c nsr trol Flu	Trai the ont nit I ler. ish	nsi e E en FIF the	mit End its FO	FI Ipc are aft	FO pint e de er ten) ele it r	Tr ete rec	an d. ceiv	sm Als /es	it F io, ar	FIF th n C	O. e L Dut FIF	Th IDC pao	e U ; flu cke	DC Ishe t frc	res es th om t	ets ne E he	FTI Indi	F af boin 3 ho	ter t 0 ost	the
		2 Read 0/Write 1 to Set FTF Flush Transmit FIFO Resets the Endpoint FIFO contents are de Transmit FIFO after i controller. 1 = Flush the conten 1 Read/Write 1 to Set IPR In Packet Ready Indicates a packet is when a packet small Transmit FIFO. Then packet is loaded for t when the packet is s UDC clears IPR, the Packet-Complete En clear IPR.														lo er tra uc IF ndp	oac th is i ans cce R0 poi	dec ian no sm sss [0] int	l ar 16 ne issi full bit 0 ii	nd i by ed on y t in nte ar	rea /te to . T ran UI rru	ady se is The DC upt is r	r fo s w t IF UI ISR is e	r tra ritte PR v DC a ed c 20 is enal	ansr en to whe auto or F s se bleo or t	niss o the oma TF t if t t. Se rans	sion e Ei ma tica is s the oftw	. Se ndp xim ally o et. \ vare ssio	et IF oint um clea Whe car	PR o 0 size rs I en th	only e PR he t						
			0		Re	ead/ to C	W Cle	rite 1 ear			0	PC		C C C C C C C C C C C C C C C C C C C	Dut Set DP(UD ena clea FIF(Rec The DP(Pa by C is OCI ble arec O. c veiv C b	acke the s se SR(d. (d ur If O ve F DC it is	et (et, f D) i DP ntil PC IF is s cl	Cor DC the is s C is C is O i in t lea	mp we IF set is of the s f the rec	olet /he R0[(if t clea lea lea lus d.	e ni D] he are rec he ata	it r bit ed ce d t ed a p	ec in Pac by ive pef an ha	eiv the ket vr da ore d a se	es e U -C itir ita al ny of	a ID ID I I I I I I I I I I I I I	vali C li nple a 1 rea ne l ata Er	id to ntere to ad f Rec rer	oke rrup End it, a rom ceiv nain oint	n to ot Si dpo and the re d ning t 0 t	En atu int (it sl Er ata in rans	dpc s re) int hou ndp is re the sac	oint gist lerri ld n oint ead FIF tion	0. V er (upt i ot b 0 F , the O is unt	Vhe is ee ee s los il th	eive st. ie
														N 0 1	\ot) = =	e: Ou Ou	O er do ur Pa it pa	PC nte bes ntil acl acl	c is fr th s no the ket ket ket	se ot e C C nc re	et w dat ent OP(om ot re cei	vhe ta cer C ta ple eco	en ph th bit ete	DI ias is is e in /ec	VE data cle ter I. d re	se of th a p are rup	ta he ha ed, oti	ind En ise ev s n for	mu dpo of en ot a	ist l an l wh ass	oe c 0 ti End en l erte	lea ans poi DMI d	red sact nt 0 E is	by sion. tra set	soft Th nsa and	war e U ctio d th	e to DC n e

Table 26: UDCCSR0 Bit Definitions (Continued)

1.5.8 UDC Endpoints A–X Control Status Registers (UDCCSRA–UDCCSRX)

UDCCRSA–UDCCRSX, shown in Table 28, are used by each of the 23 programmable Endpoints A–X to control the behavior of the endpoint and to report status for that endpoint after USB enumeration. The UDC registers for each endpoint contain 10 bits to operate their respective endpoint.

Copyright © 2009 Marvell

Table 27 summarizes how the UDCCRSA–UDCCRSX bits behave according to endpoint direction.

Register Bit	In Endpoint	Out Endpoint
HBNE/HBNF	Hidden Transmit buffer full/not full	Hidden Receive buffer empty/not empty
DPE	Not used	Isochronous Receive data had PID, bit stuffing or CRC Error
FEF	Flush the contents of the Transmit FIFO	Flush the contents of the Receive FIFO
SP	Short packet has been loaded and is ready for transmission	Short packet has been received and is ready for reading
BNE/BNF	Current Transmit buffer full/not full	Current Receive buffer empty/not empty
FST	Send Stall handshake to in tokens	
SST	Stall handshake has been sent	
DME	DMA request asserted when Transmit FIFO has room for one complete data packet	Interrupt asserted after EOP received or DMA request asserted after EOP received
EFE	FIFO underrun has occurred	FIFO overflow has occurred
PC	Qualification of other status/error bits. Transmit packet has been sent	Qualification of other status/error bits. Receive packet has been received
FS	Transmit FIFO has room/no room for new data	Receive FIFO has room/no room for new data

Table 27: UDCCRSA–UDCCRSX Bit Definition by Endpoint Direction

Table 28: UDCCRSA–UDCCRSX Bit Definitions





	Ph 0x	ys 406	ical / 30_01	dd 04-	res -0x	se: 406	s 60_	01	5C	U	oco	CR	SA-	-U	oc	CR	SX			U	C										
User Settings																															
Bit	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rved										HBNE/HBNF	DPE	FEF	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS								
Reset	? ? <td?< td=""> ? ?</td?<>															?	0	0	0	0	0	0	0	0	0	0	0				
		r r <thr< th=""> r r r r<th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></thr<>																													
												Tr er do no For er do no For er do colema ter do colema t	ansi adpo buble or a conterner adpo conterner adopo conterner adpo	tes mit I int, -bu hptydou int f s to ctatus ete d. A hum /HB dou fille dou fille dou fille dou fille to t to t to t to t to t to t to t t	unff buffer blev	ead on NE/ er o NE/ or a -buff buff see e the charter of the second model of the secon	or of f a f HBI Out sing fere s condp buff s of ete acked fere SNE fere for s of buff fere SNE fere s acked first tran cond first tran cond first tran cond first s cond first cond first cond first s cond first cond first cond first cond first cond first	unt dou NF ene-bab oin a construction of the set of the	rans- rans- label- meadpoid- buff nenace is uffer is bein ta, the cket or loading bein ta, the cket or loading bein ta, the cket or loading the cket or loadin cket or loadin cket or l	mitt buff ans t nt, F erec dpoi s fille s spat t bu g loa of d ading car E/HE ndic car E/HE ndic car E/HE ndic car E/HE bac t bu pac t bu the a f of d ading car E/HE bac t bu pac t bu car E/HE bac t bu pac t bu car E/HE bac t bu pac t bu t bu t bu t bu t bu t bu t bu t bu	ed co erec HBN J en lint, I J e	ata encuestada encuesta encuestada encuestad	In t t Indpcond IBN IBN, NE/F Inde a Int, NE/F Int pace Int of the state Int of the state Int of the state I	ne s pint. buf F m HBN ket BNI fied acket ba	For reasonable for the second	a c f not f s th HBA an BNF t. BI BNF t. BI s an BNF t. BI s an BNF t. BI s an BNF t. BI s an statu he c s that is s a lata c f IFC c a c f s a s a c f f f g a c f f f s a c f f f f f f f f f f f f f f f f f f	Rection Rectio	ceive ble-t for : ecoid are r hen bott bade bade for the ecoid f the ecoid f the ecoid f the ecoid f the ecoid f the ecoid f the ecoid f the secoid f the secoid	e or ouffe and the end the end the end the end the second second the second t	ered ouffe rved has hit st er. e one one tar NF i: is s HBN ond	IIn er d. e tes ites it. t, nd set

	Ph 0x	ysi 406	ical A 60_01	dd 04-	res -0x	sses (406	5 50_	01	5C	UC	oco	RS	SA-	-UC	oco	RS	SX			UC	oc										
User Settings																															
Bit	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	sei	rved										1	-							HBNE/HBNF	DPE	E E	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	?	? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?														?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		? ?																													
		8	EF		Usind buf 0 = 1 = Flu Re cle IN buf be the pre on The • • No has and dis Foi 1 =	ed of licati ffer = Not = Pli ush sets ars enc ffer. trea e avio a p e av by Diff da care for a p e av by care for a p e av by care for a care for a care for for a care for for for for for for for for for for	only ses the of I: D, b Ences the FEI Ipoin The attect rect the point the rect the point the categories the point the the point the the the the the the the the the th	for the construction of th	ence determinent uffir int F indpotent int F int F indpotent int F indpotent int int int F indpotent int F indpotent int F ind	Ipoin actic nouse of a construction of a constru	nts on o s OL d on r C FIF(EF ata Thi bint. our c C EF roun nov s o	con of a I JT of O OL RC onl SB I nex tha is is The nds is is The ds that form JSB bit t nds of that form form form form form form form form	figu PID data JT c errc hit o conte y flu buff t bu t is s o flu is ic hen f v wh e Tra	red bit- lata or wa r Re nts ushe er re lk IN supp the is no as f dum buff dum buff the nen	as I -stu pacas c ecei are es th ema s th ema s th es th ema s th ema s th ema s th ema s th ema s th ema s th ema s th ema s th ema s th exec i are es th ema s th exec i are es th ema s th th th th th th th th th th th th th t	socc fffing cket dete ve F deline d t omm ed t of ferr ean ws: Sec c is k IN FIF(hror g, or FIFC etec ata unc o be ed t wor ich r k In C Er ially issu dat	o ous CR d on D by d. Fo in the han d from esu resu ndp v be ued ta m	s Ou C e out r set or a he a loged om ti she avio oun ults i nsfe cau a FI hay i	it er rror i pao ting dou i and he h d th r wh d fo er to FIF se t FO nee	ndpo on cket uble e T d cc nost rou nen r th dditi em Os. he I Flu d to	The The -bui rans ontir init FEI is is ona pty JSE sh r be	UE fferd smithue iate he issue I NA the 3 ho	PE ive							



	Ph 0x	Physical Addresses UDCCRS 0x4060_0104-0x4060_015C 0 31 30 29 28 27 26 25 24 23 22 21 20 19														oc	CR	SX			U	DC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 15	14	1	3 1	2 11	10	9	8	7	6	5	4	3	2	1	0
	Reserved																					HRNE/HRNE		E F	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	Reserved ? <														?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		В	its		4	Acc	es	s		Na	me	•	De	sc	rip	tio	n															
			7		In Re	endp ad/V to S Ou ndpo Re	ooir Vrit Set ut oint ad	nts: te 1 ts:		S	βP		Sh Inc tra tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra Tra tra tra Tra tra tra tra Tra tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra Tra tra tra tra tra tra tra tra tra tra t	ort lica seive nsm nsm nen r an Rece ideo r an Rece dpo r an r an r an r an r an r an r an r an	Pactes f ed a nission arth mittin the not ant art ant art art art art art art art art art ar	ket tha ion ouf da te -Da oth an lpo pao	t Co t a p I rea . Fo is sl fer. For ta p ndp ta t he F pac d is cket coin cket	ntro pack dy f r an norte This Acke oint, acke oint, rrans Rece ket vali : rea ts: rec	N/S (et for In er f s no et s s fe eive id v id v udy eive	tatu sma unlo enco than otifie num succ hen r tha e FII rece while for	s aller padi poin the str Siz cess the at is -O. ivec e the tran	thai ng, (mat, S ma e U e pa fully UD0 sma If SI I. Th e PC smis read	n th P n xim DC c s c s c s c s c s c s c s c s c s c s	e ma is lo nust i um i that ets, S nsm ets S thar set thar set is s s is s n or re	axin bade be s back the SP c its, f iP, it on the and t is et. adir	num ed a set v ket s pac loes the t ind e ma BN reac	pad nd i vhei size ket cket cicat uD0 uicat E/B d-on	cket s re is lo is r t ne C cl t res t num NF	: siz ady e la: bad ed f ear he l siz c br a	e is for st by ed i y fo to be s SF last e pa lear II Ou	vte conto r e se byte acke , a ut	of a the tt. e of tt is

	Ph 0x	ysi 406	cal A 60_01	dd 04-	res -0x	se: 406	5 50_	01	5C	U	oco	CRS	SA-	-UC	oco	CRS	SX			U	oc										
User Settings																															
Bit	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	Sei	rved																		HBNE/HBNF	DPE	E F	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	?	?	??	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		Acc	es	s		Na	me)	De	sc	rip	tio	n															
												Incorrect Transformation of the second seco	licatiansministration of the second s	tes i mit k r an vith ad, E e FI ad, E BNF ad, E BNF ad b e t an o he c b BNF a b b c t an o c t t an c c t t t an c c t t t an c c t t t an c c t t t an c c t t t t an c c t t t t an c c t t t t t t an c c t t t t t t t t t t t t t t t t t	there built for the second sec	A constraints on the ecce	indication of the second secon	reaction in the second	A or In en , BN /BN f the rs w pace cate with re c a B p b B/BN it. If f the pace	untrindpole IF click end of the second of th	ans bint, NF lear, dpoint, or a e sta must bata chence crror house t is bolete 'BNII r un l): 	mitti BN meass will not connucted and the connuc	ed clE/B lE/B ans hen loes omp i end oach omp size e po FIF(iste e Re anc anc anc lears eith	lata NF the centre leponeted particulation of the centre lied of the centre state st	in the measure of the second s	he c ans fer i i dpoi cket vith b data cket or l at pa cket or l at pa cket or l at pa cket or l at pa cket or l at pa cket or l at a cket or l at a c at a c at at a c at a c at a c at a c at a c at a c at a at a c at a at a	current the s not the double of a double o	ent I buffe ble-ta ble-	Rec fer i per spouffor is l buf he a is o a d but is cate cate cate cate cate cate cate cate	eive s no /. oace erin oad ferin d. If hort s se ed. data dpo nds ntil back he	<pre>> or > t > is g led ng : t to a is wint, s it the iy (cet, s</pre>



	Ph 0x	ys 406	ical A 60_01	dd 04-	ress -0x4(es)60_	_01	5C	U	oco	R	SA	-ι	UD	cc	R	SX				U	oc										
User Settings																																
Bit	31	30	29 28	27	26 2	5 24	23	22	21	20	19	9 18	3 1	17	16	15	14	1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rved																			HBNE/HBNF	DPE	L U U	SP	BNE/BNF	FST	SST	DME	TRN	D D	FS
Reset	?	?	??	?	??	?	?	?	?	?	?	?	2	?	?	?	?	?	,	?	?	0	0	0	0	0	0	0	0	0	0	0
		В	its		Acce	SS		Na	me	•	D	es	ri	ipt	io	า																
								•			U is er th ho U to pa co 1	sed cor espo espo be DC be artic ondi = Is	by binsic ons ST cor is se ula tio su	y en der its. se t bi ntro act ent ar e n in ne s	ndp red Set o a t is oller tive unt end n th Stal	oin res the II In set r ar wh il th poin e L I ha	ts c erv FS tok wh d th en te U IDC	ion ed ST ker he the JSE The Cus sha	nfig I fo bit n re Sta E F B h e L sin ake	iure r a equal all ST ST JSI ng t es f	ed a ll er forcues Stal stal t cc 3 ho he to a	as B ndp ce th is of I ha is e ontro ost o Clei III in	oints ne L nds nter set). oller cont ar_f tok	or Ir COUT OUT hak ed (The clea rolle eatu	ntern nfig to is tok e is this e St ars er cl ure o	rupt urec ssue actu actu all h the ears com	end as a S . FS ually y be and Stal s the mar	dpoi Isc Stall ST is / se de de de de ac nd.	ints ochr I hai s cle ent te elaye akes atur ctua	only ono nds eare o th ed i s co e fo I sta	y. Faus hak ed a e U f the ntin r th all	ST nd SB e ue e
			4	Re	ead/W to Cle	rite 1 ar		S	ST		Solution Soluti Solution Solution Solution Solution Solution Solution Solut	ent sed cor ndp suir y wr hen ece IFO ote et th ote ST I contro ctive sent o artico ondi = S	Sta by ision itir ive re ln bit colle wutall	all / er der ta S ST Fland fro FS tok ser ar er in l ha in til til til til til til til til	ndp red The STA is o IFO ains ear I set T b set and the he he hand hand	oin res e U LL to i clear va SS n er whe the f USI poin e U Si	ts c erv DC han t. F ared hen lid a for ues en t ST ST ST JDC ake	con ed sends or J. F Sance oir ce sts and oir ce sts and oir ce sts and oir ce sts and oir ce sts and oir sts and oir sts and oir sts and oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta oir sta sta sta oir sta sta sta sta sta sta sta sta sta sta	fig I fo ets an For ST d n ore sta it is t co e L sin as	ake a In ar is the ar is ar i i is a i i a i i a i a i a i i a i a	ed a ll er ST v to en clea st bu inv JDC han en et). rolle he he	as B hdp the dpo ut e arec alid C to to to to stalid tere cost Clea	ulk oints n it r USI int, ndp I. Ar Iload or c issu ken nake d (th e Sta lear cont ar_f	or Ir s co nus: 3 ho the coint, ny d ded t co orru ie a s. Th e is a nis r all has s the rolle eatu	ntern nfig t ab st c Trai nata by sta he F acturnay and e St er cl ure c	rupt urec ort t contin acti in th soft d da II ha -ST ually be sha all fi ears com	end d as he c colle it FI ion i me E ware req ata r bit i ser dela kes eatu set the mar	dpoi lscurr er. S FO is ta indp e. ues may cor ure f e ac nd.	ints potent ST is fl aker point ts m be ts m be to the d if t	onli ono tran is c lush o on t Re sen a res ed a e US he lue to he I sta	y. S us isfe ined the eccei and SB h UD(o be all	ST r by red ve ta the the tost C is

	Ph 0x	ysi 406	ical 60_	A 01	dd 04-	re -0	esse x40	s 60_	_0	15C	U	oc	CR	SA-	-UC	oc	CRS	SX			U	oc										
User Settings																																
Bit	31	30	29	28	27	2	6 25	24	2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	Sei	rve	d	<u>.</u>			·			·				·			<u>.</u>			·	HBNE/HBNF	DPE	FE	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	?	?	?	?	?	?	?	?	ŀ	??	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	its			A	cces	S		Na	me	•	De	esc	rip	tio	n															
													See Ou Pa int rec the as of Fo so int ge me DM DM pa da C D C C C C C C C C C C C C C C C C C	t to t to t errucceiv ceiv ceiv sert the r ar pues ftwa o th nerver MA = i ckee ta ir MA = i ckee r In S = S = i	req adposes ted, occess red, reco st. If are r e Er ates ry for equi- s set t; hono t Dist end end end end	ues bints bints bints s asso but estats but estats but endp f a l bor o lest binte f a l bor o lest bints f a l bor o lest bints f a l bor o lest bints f a l bor o lest f a lest f a les	t DM s, th blete sserf a is s r. If a D a d a poir ME is so ont t s boot unt he F d s ho c e d a s ho c s a D a d a b o i s t us s i s s t i s s c i s s c i s s c i s s c i s s c i s s c i s s c i s s s c i s c i s c i s c i s c i s s c i s i s	A n e U e int ted still DMI MA ata. t, th s clo e B FIF C t it is poin build eque s: ecce	read PC erru who in the E is read ne l read NE O r que ple E is no f ple E is no f ple E is no f ple E is no f ple E is no f no f	ding use upt. en the F s set ques UDC ed, 1 /BN mem est w tet d findp s se of nep fiFO disa	or ves D es D If D Ine E Rece , the stis , the the stis , the stis , the the stis , the stis , the the the the the the the the the the	writi ME ME ind- ive ger ger DM for the buf for the sar do rans	ng c to c is c of-F FIF Acke hera DME A re S to tran ere i ket. fer i end y to hly v smit	of Er contribution of the contribution of the	ndpcrol th rol th ed, fi lata pomp to n enab st iss term ssio pace ed c he t for P(o ha P rec r EC	bint he c the s red mu lete otify ole t s no hine hine hine c be c be	FIFe putp Pac ceiv st b inte v the ceiv whe ceiv the cont is pont sefor MA oon ved.	O m ut o kket- ed, e ur erru butp nera en t IE is End inue P bi cha n for	em f the -Col and plane vIA out co atec to lo s se lipoin adir nne d.	ory. e Er mplidall idec s no con of the d, ar of the d, ar of the t, th nt F s set. f the f ng n e pa	For idpo ete I usi t troll data e Ul IFO sue Wh nore	·all pint ing er MA a DC a nen a et.



	Ph 0x	ys 40	ica 60_	I A 01	dd 04-	re -0:	sse: x406	s 50_	01	5C	U	oco	CRS	SA-	-U	oc	CR	sx			U	DC										
User Settings																																
Bit	31	30	29	28	27	2	6 25	24	23	22	21	20	19	18	17	16	15	14	1:	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d				1		1								1				HBNE/HBNF	DPE	EE	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		в	its			٩c	ces	s		Na	me	;	De	esc	rip	tio	n															
						to	Clea	r					Se is r Is r En Fo dat but UD con err FIF Fo wh Inte wh as the inte err Fo 1 = Fo 1 =	t by hot dpc r In ta b ffer. DC i ntin dpo pty -O r Or an dpo pty -O r Or an dpo erru dpo r Or an erru an c - c - an erru an c - c - an c - c - c - c - c - c - c - c -	r treative reading the int and a sum of the sum sum int, and int and int and int and int and int and int and i	a UL dy f buff buff dpoi co he e es l to l the be to l the bor in ndp End chrce vhile s er dpoi este v.	or tr er(s mple endp NAK be e UD FIFC terr oint poin poin poin poin poin poin poin poin	where an experimentary services where a service of the experimentary services and the experim	en tismi fulle pantise ind for he uffernd II E pa acl	Ine n ission II. TF IDC s cket s cor shak If the s cor shak If the ds Z or inte r the UDC er is UDC er re poin EnFO ckets	ost n or RN is sets of c figu es f ero- erru end se er full. : iss mai t, isc point - Err s ca	requirequirequirequirequirequirequirequi	lest hoseare N w is n as a tok int i e pac ant. RN e en NA e en NA ull. cono fers t be	s IN st se d by hen ot lo a Bu ens s co cket able whe ndpo K ha lf the ous c are rupt trar	dat nds v wri the bade ulk o whi onfig s wh d, th en th bint i ands e Ou data drop is g	a an a an OL ting UD ed ir r In le th ure the is coshak ut en ppe ene itteo	IT d I a 1 C tr to t terrune E d as the JDC ost :: config ces indpo cket d. If erate	i col ata to ies ies ine l upto Endp s an Enc ger s an gure to C oint s ar the ed fo	mpli and it. to ti End end boin Iso Ipoi nera ds (ed a Dut t is c e se FIF for th	ete ete al the poin poin t bu chr nt b ates DUT s a coke conf =O-I ne FIF(pac smit iffer ono uffe a Galk igur from Erro D is	หet us ris ta cor ed า

	Physical Addresses U 0x4060_0104-0x4060_015C											CRS	6A-	-UC	oco	R	SX			U	oc										
User Settings																															
Bit	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	sei	ved																		HBNE/HBNF	DPE	FE	SP	BNE/BNF	FST	SST	DME	TRN	РС	FS
Reset	?	?	??	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		Acc	es	s		Na	me	•	De	sc	rip	tio	n															
				Ke	ead/ to C	VVrit	e 1 r		F			Pace Set US bits For rec be del to a and For set Trac UD and PC s s a p get For 0 = 1 For 0 = 1 F	Bh eive cleared when eive cleared when eive cleared when eive cleared when the cleared when	t Cocke t the ost UD of f t-Cocke of d t-Cocke of d t-Cocke d t-Cocke of d t-Cocke of d t-Cocke of d t-Cocke of d t-Cocke of d t-Cocke d t t-Cocke d t t-Cocke d t t t-Cocke d t t-Cocke d t t t-Cocke t t t t t t t t t t t t t t t t t t t	conpetition of the set	lete v troll SA dpc the lete prise r is r is r is r is r is r is r is r is	whe ler. A-UI bint, blete data PC dpo data PC dpo ata dpo nt, th scar line wits a ket s: sits a cet h	n ar PC DCC SB h erru f fro bit fro bit f cont the l t cont dles nd th the t cont the t cont t cont the t cont t cont cont t cont c	n er car CRS UE nost upt c terru mair Bul buff JDC ntro SS 0 he c cor set) corr set) corr set) corr inte pC cor set) corr corr set) corr corr set corr corr corr corr corr corr corr cor	tire be SX. 7 OC s cor r DN s cor r DN s cor cor cor cor s cor s cor s cor s cor s cor s cor s cor s cor s cor s cor s cor s cor s cor s cor s cor cor cor cor cor s cor cor cor cor cor cor cor cor cor cor	pac use Fhe sets introll MA r Enal in th red. Inte s th Sof espect t ge s se ond I an he F DM ent	ket to PC ler. PC ble point The prube P two true P two true point two linte PC inte point two linte point two linte point two linte point two linte two ved	is solval bit i whe The Jest and t Re Endpte II. C bi re c. of P(ng F atec hen PC errup bit is s sel	ent idat s cl en a UD for t DM ceiv poin DC i it aff an l C. W PC i t the inte ot is s set t, a err	to o to o the earce of the o the o t	r re le ob antire end its uffe ese N with an e mon the rup nter C re ot bi lera A re s bi tatu	ceiv ther y w parate poir Afte ve b VAK h th ntir ceiv t in ted the t s a s bi	red stan ritin cke sat stat relevent hau e Pouffe hau e Pouffe hau e Pouffe hau e Pouffe hau bo t t is o ves the ft t t so t t so t t so t t so t t so t so t	from tus/ g a t is correct he ackee into rece he a p UD e in C re s alid	alid	 ⇒ j to ust es t s a d et, R0 upt /es



	Ph 0x	ysi 406	ica 60_	I A 01	dd 04-	res •0x	se: 406	5 50_	01	5C	U	oco	RS	SA-	-UC)C	CRS	SX			U	oc										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d			-															HBNE/HBNF	DPE	ΕF	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	its			\c c	es	s		Na	me	9	De	sc	rip	tio	n															
													Indicate the set of t	lication dece accession constraints constr	tes f for int v for FS mit I FS A control to that to to that to that to that to that to that to that that	that movith one is c FIF is c omp siz is c omp siz is c for s no s no for mit mit mit mit mit ve l	t the rre d of dou e or clear O. If clear plete e pa ndpo t cl- ta. I ut pa ot cl- ta. I ut pa ot cl- ta. FIFC opint FIFC FIFC	ere is lata uble mor ees eed v ees packe point eer eer f bo acke ear f bo acke ear f bo acke ear f bo acke ear f bo acke on the ear co acke on the ear co acke co co co acke co acke co co co co co acke co acke co ac ac co co ac ac ac co acke co acke co acke co acke co co co co co co co co co co co co co	s rot in t -bu re d whe that whe event of with eive unt th k eive unt th k eive as r as r as r as r	bom the E Ifferi lata en th endp an or en of et of r by h do e FIF till the buffe or er Rec lill all mum no re room	in the final sector of the sec	he E E point enab kets are t has comp a is : : : : : : : : : : : : : : : : : : :	ndp FII led to I two s do lete sigr SP. ffer at le of the mp loul O F rea ack new eas	point FO 1 , the be la o corrouble e da e da e da e da e da e da e da e d	t FIF to be boarded particular to be particular to be transferred by enaltic to be transferred by enaltic to be transferred by transferred by transferere by transferred	Offeer offeer offeer ack ack reith offer ack ack reith offer ack ack reith offer off	or n hloa sets nto pack ring tet in set is her d, the mple com t see g is mple FIF(pack cket	nore ded FS the kets disa n the s load e U ete b load e U disa e U disa e t ket,	e da e da l. Fo whe Tra able e tra ade ding DC data te a ntil t able data v co or a pac	tta ta ta tor ar en ti nsm data ed, F ansr d in a sets a pa nd i he l ed, t a pa mpl a Ze ket	o be n In here iit TS is mit to the ckee ckee ckee ckee ckee	י the וne tin tin tin

1.5.9 UDC Byte Count Registers (UDCBCR0 and UDCBCRA–UDCBCRX)

UDCBCR0 and UDCBCRA–UDCBCRX, shown in Table 29, maintain the remaining byte count in the active buffer of Endpoint 0, and each programmable Endpoint A–X is configured as an Out endpoint. There is one Byte-Count register for each endpoint, but the Byte-Counter register is considered reserved for all endpoints configured as In endpoints.

If double-buffering is not enabled for an Out endpoint, the Byte Count register indicates the total number of bytes that need to be read from the Endpoint buffer. The Byte Count register is decremented each time data is read from the buffer and is cleared when the buffer is empty. The UDC clears the BNE/BNF bit in the Endpoint Control/Status register when the byte count is 0. Continuing to read the Endpoint FIFO memory after the byte count is 0 results in reading unknown data.

If double-buffering is enabled for an Out endpoint, the Byte-Count register indicates the number of bytes that need to be read from the active Endpoint buffer. The Byte-Count register is decremented each time data is read from the buffer, and is cleared when the buffer is empty. The UDC clears the BNE/BNF bit in the Endpoint Control/Status register when the byte count of the active Endpoint buffer is 0. If the second buffer contains data, the FS bit continues to be set to indicate data is still in the Endpoint FIFO space. The BNE/BNF bit is set when the second buffer is the active Endpoint buffer, but it remains 0 while the first buffer is the active Endpoint buffer. Continuing to read the Endpoint FIFO memory after the byte count is 0 results in unknown data, and the second buffer is not read. The PC bit in the Endpoint Control/Status register must be cleared so that the following tasks can be completed:

- Load the byte count for the second buffer into the Byte Count register.
- Set the BNE/BNF bit to indicate the status of the second buffer.
- Enable the second buffer data for reading.

When the UDC unit receives a Status packet followed by a Setup packet, the Endpoint0 Byte Count register does *not* read 0 if the register is read before the OPC bit for the Status packet is cleared. For this instance, the Byte Count register contains the number of bytes for the subsequent Setup packet.

See Section 1.4.1.1.1, "Back-to-Back Setup Packets" for Byte Count values during back-to-back setup scenarios.

|--|

The Byte Count registers can be ignored when DMA is used to move data (DME = 1)

Table 29: UDCBCR0 and UDCBCRA–UDCBCRX Bit Definitions

Note

	Ph 0x	nys 400	ica 60_	IA 020	d d i 0 0 –	es 0x	se: 406	s 60_	02	5C	U [U [BCF BCF	₹0, ₹A	-01	DC	вс	RX			U	C										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d																			в	С								
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0
		в	its			Acc	es	s		Na	me	•	De	sc	rip	tio	n															
		31	:10			-	_		F	Rese	erve	ed	Re	ser	ved																	
		9	0:0			Re	ead			B	3C		By Up rec PC car fro dec eac cou	te C date bit bit n be m th crer ch t unt	Cour ed b ing in t e rea ne E men ime can	nt by th an i he o ad to Endp ited not	ne l corr o de boir by ta is dec	JDC rrup esp etern nt-R the s rea	C aff ot th oonc min ece nur ad f	ter e at in ding e th ive nbe rom t to	eacl odic UE e nu FIF er of the less	h by ate DCC umb O. Va s th	/te s th SSR Der The lid o ndp an	is re le e lis : of b e By data oint 0.	ead ndp set, yte te (by FIF	by oint the s tha Cou tes TO r	soft ha By at st nt re rea	war s da te C till n egis d (u nory	e. U ata c our eed ter i sua sua	lpor or at to t is Ily f	n fter oe ro our) yte	the ter ead

1.5.10 UDC Endpoint Data Registers (UDCDR0 and UDCDRA–UDCDRX)

UDCDR0 and UDCDRA–UDCDRX are 32-bit by maximum packet size-entry bidirectional FIFOs. When the USB host controller transmits data to UDC Endpoint 0 or Endpoint A –X, the appropriate



UDC Endpoint register is read to access the data. When the UDC sends data to the USB host controller, the data must be placed into the appropriate UDC Endpoint register. Although Read and Write operations can be performed on a single FIFO at various points in a control sequence, the FIFO cannot be read and written at the same time. The UDC controls the direction that the FIFO is flowing. Refer to Section 1.4.3 for details on accessing the Endpoint FIFO memory.

For Endpoint 0, the UDC is normally in an Idle state, waiting for the USB host controller to send commands. When a command is sent, the UDC fills the Endpoint 0 Receive FIFO with the command from the host, and the command is read from the FIFO when it arrives. The only time software can write to the Endpoint 0 Transmit FIFO is when it receives a Get_descriptor, vendor, or class-specific command from the host that requires a transmission in response.

With programmable Endpoints A–X, for a Bulk, Interrupt, or Isochronous In endpoint, data can be loaded through DMA or direct processor Writes. Up to two data packets can be loaded for transmission If double-buffering is enabled.



Data registers can be ignored when DMA is used to move data (DME = 1).

Table 30: UDCDR0 and UDCDRA–UDCDRX Bit Definitions

Note

	Ph 0x	ys 406	ica 60_	I A 030	ddr 00–	res •0x	ses 406	5 50_	035	5C			DR (DR /) a 4–l	nd JD0	CDF	۲X				UC	oc										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EC)																														
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
		в	its			Acc	es	s		Na	me		De	sc	rip	tio	n															
		3.	1:0		In V En Ei R	end Vrite Odpo ndp ead	poir or out oints oint	nts: nly s: R : 0: ite		E	D		En	dpo	int I	Data	a															

1.5.11 UDC Endpoint A–X Configuration Registers (UDCCRA–UDCCRX)

UDCCRA–UDCCRX, shown in Table 31, define and enable the programmable endpoints that are active for each particular configuration/interface/alternate interface setting combination. The 23 programmable endpoints can each be enabled for one programmable configuration and interface. Software determines the maximum packet size, endpoint number, type, direction, and buffering for each endpoint. Software selects which endpoints are used for each configuration and interface, and it allocates the FIFO space as needed.

The UDC is disabled at powerup and all configurations, interfaces, and alternate interface settings are disabled. Software must program the Endpoint Configuration registers before enabling the UDC. When the UDC is enabled, the endpoint configuration information is checked and, if valid, is loaded into the USB interface and enabled for USB operation. The UDC can then be enumerated and configured by the USB host controller. When the UDC is enabled, the Endpoint Configuration registers become read-only and cannot be changed until the UDC is disabled. If an error is detected

in the memory allocation when the configuration information is checked, UDCCR[EMCE] is set, the endpoint configuration is not loaded, and the UDC is not enabled for USB operation.

Table 31: UDCCRA–UDCCRX Bit Definitions

	Pł 0x	nys 40	ica 60_	I A 04	dd 04-	res -0x	se 40	s 60_	045	5C	U	oco	CR.	A-1	JD	сс	RX				U	oc										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d		CN	1	IN			AI	SN		E١	1			ЕΤ	-	ED	м	P S									БE	Ш
Reset	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	its		4	٩cc	es	s	1	Na	me		De	sc	rip	tio	n															
		31	:27			_	_		R	es	erve	ed	Re	ser	ved																	
		26	:25		lf R I	UE ead f UE Re	DE= /Wr DE= ead	0: ite :1		С	N		Cc Mu as co is tha	onfig ust k sigr nfig activ at co	jura be s led urat ve o onfiç	tior et to to C tion only gura	Nu oefo onf (inte who atior	mbe re th igur erfac en th n, in	er he l atic ce/a he terf	UD(on 1 alter USE ace	C is , 2, nate 3 hc , an	ena or 3 e in ost o	able 3. E terf cont Iter	ed. E ach ace trolle nate	Eac cai set er c e-in	h Ei h be tting conf terfa	ndpo ass coi igur ace	oint sign mbii es t sett	A–2 ed t nati he l	X ca to oi on, JD(n b nly c and C foi	e one ∣it r
		24	:22		lf R I	UE ead f UE Re	DE= /Wr DE= ead	0: ite :1		Ι	N		Int Mu as co is tha	erfa ust k sigr nfig activ at co	ice l be s ied urat ve c onfiç	Nur et t to l tion only gura	nbe befo nter /inte who atior	r re th face erfac en th n, in	he l e 1- ce/a he terf	UD(-7. I alter USE ace	C is Eac nate 3 hc , an	ena h E e in ost o id a	able car terf cont	d. E be ace trolle	ac as set er c e-in	h Ei sigr tting conf terfa	ndpo ned I coi igur ace	oint to o mbii es t sett	A–2 nly nati he l	X ca one on, JD(in b and C foi	e ∣it r
		21	:19		lf R I	UE ead f UE Re	DE= //Wr DE= ead	0: ite : 1		AI	SN		Alt Mu as be se co alt	erna ist k sigr ass tting nfig erna	ate be s ied f sign g co ures ate-i	Inte et b to a ed o mbi s th inte	rfac pefo n al only nati e Ul rfac	ce S re th tern to c ion, DC ice se	etti he l ate one and for ettir	ng l UCE Inte col d it i that ng.	Nun D is erfa nfig s ac	nbe ena ce s urat ctive nfig	r able setti tion e or ura	d. E ing /inte ily w tion	Eac 1–7 erfa /he , int	h Ei ce/a n th terfa	ndpo ach I alter e U ace,	oint End nate SB I and	A–ž poi e in hos	X ca nt A terfa t co	n b –X d ace ntro	e can Iller
		18	8:15		lf R I	UD ead f UD Re	DE= /Wr DE= ead	0: ite 1		E	N		En De pro Mo Nu Fo En En	dpc efine ogra ore t mbe r ex dpc dpc	oint es th than er, b am oint oint	Nur ne E ned n on out t ple, Nur B ir	nbe indp to r e e he e En nbe	r esp ndpo endp dpoi r 1,	t nu onc oint ooir int but jura	umb d to t can nts c A an t wit	er. I USI n be anr nd E h E 2.	Eac B E prot Ind Indp	h E ogra be a poir oin	ndp ooint amr activ activ at B t A i	ooin nec ve ii cai n C	t A- imb I to n the n bo Conf	-X c ers the e sa oth b igur	an t 1–1 sam me oe a atio	be 5. cor ssig n 1	endp ofigu gnec , an	ooin Irati I	t on.
		14	:13		lf R I	UE ead f UE Re	DE= /Wr DE= ead	0: iite : 1		E	T		US 11 10 01 00	SB E = Ir = E = Is = N	Endp ntern Bulk Soch	ooir rupt nror use	nt Ty nous	vpe s														



Table 31: UDCCRA–UDCCRX Bit Definitions (Continued)

	Ph 0x	ys 406	ica 60_	IA 04	dd 04-	resse •0x40	es 60_	04	5 C	U	oco	R	A-l	1D(CCI	۲X				U	C										
User Settings																															
Bit	31	30	29	28	27	26 25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d		CN	IN			AI	SN		E١	1			ET	Γ		M	PS									D	Ш
Reset	?	?	?	?	?	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	its		4	Acces	S		Na	me	•	De	sc	rip	tio	n															
		1	2		lf R(UDE= ead/W f UDE= Read	=0: rite =1		E	D		US De fro rec 0 = 1 =	B E eterr m th ceive = Ou = In	Endp mine ne L es c ut	ooin es w JDC Jata	t Di het to fro	rec her the m tl	tior the US	n SB h USE	dpc Iost 3 ho	int cor st c	is a ntrol cont	n In Ier, rolle	en or a er.	dpo an C	int, v Out e	whi	ch s poii	seno nt, v	ls d /hicl	ata h
		11	1:2		lf Ri If	UDE= ead/W f UDE= Read	= <i>0</i> : rite =1		М	PS		Ma Va •	axim lid v Fo Fo Fo	ium valu or In or Bu or Iso	Pa es a terr ulk e och	ckei ire o upt endj rono	t Si defi enc poir ous	ze inec ipo nt: 8 en	d by pint: 8, 1(ndpo	eno 1–6 6, 3 int:	dpo 4 2, 6 1-^	int t 64 1023	ype 3	:							
			1		lf R(UDE= ead/W f UDE= Read	=0: rite =1			DE		Do All an by If a the If a fro sec un US Se me 0 = 1 =	ende ence tes o an Ir e se an Ir e bu an C m th com loac SB h emo e S emo e S emo e S e S e S e S e S e S e S e S e S e S	e-bu tes dpoi of F n en con n en ffer Out e fi ded nost ecti- ry. bubl dpo bubl	uffer two int h IFC dpc d Tr dpc unt end inst cor cor cor cor cor cor cor cor cor cor	ing Tra as int ans int i ans int i ans int i ouff Out ouff ouff i.4.3 uffe data	Enansr DE ace is d smit s no e transf e	abl mit set as loul bu ot c ans do whil idpo TFC or m g dis g is	le or F t, it i ble-l uffer double smiss buble le th oint D be nore sabl ena	Rece s al icat ouff whi le-b sion e-bu is n fore info ed (eive loca ed le th puffen DC ot co mo orm	e buf ated by til d, e erec omp red, rec douk ore atio	ifers he r ndp IDC J, th lete ence eeive data n or nt is	in leas oint is t e da s. lpoi es c buff a ca m all s all s all	the st do timu t dat trans ata o data erec an b loca loca	Encoubl m p ta ca smit cani ata anc d, th e re ting ted	lpoi e th ack an t ting not car l loa e d ceiv en 1 b d 2	int r ne n cet s ope l o fro be l n be ads ata ved dpc uffe	men size oad om tl load e un it ir mu fror oint er fo	iory ber of ad in the fi load ito the st bo n th r	. If of nto rst. nto led he e
			D		lf Ri li	UDE= ead/W f UDE= Read	= <i>0</i> : rite = 1		E	E		En da inte en che use 0 = 1 =	dpo able ta ir erfa dpo ecke ed c = En = En	oint l es the ce t int i ed a durir idpo	Ena ne e oloc s no and ng L oint oint	ble ndp onfig k to ot ei is n JSB is d is e	ooin gura en nab ot le op isat	atio abl oled oac era blec	or US on re le th d, the ded ation d for d for	SB o e ei e da into	ope eri ndp itai the B c B c	ratic s ch oint n th e US	on. I leck for e C SB in atio	f ar ed US onf nter	and and B o igur face	dpoi loa pera atio e blo	int i dec ation n re ock,	s er d int n. If egis , an	nabl to th an ter i d it	ed, e U s no	the SB ot ot

2

Universal Serial Bus 2.0 Device Controller

This chapter describes the Universal Serial Bus 2.0 Device Controller, or U2DC, found in the processor. This chapter describes the endpoints, interrupts to the Intel XScale[®] core, the dedicated DMA engine, and the Transmit/Receive FIFO interface of the U2DC. Additional information on various modes of operation are also explained. Software should have a working knowledge of the USB standard.

The U2DC supports both high-speed and full-speed modes. Throughout this chapter, features that pertain only to high-speed are followed by the addition of an "(HS)" tag and do not apply to full-speed operation.

The PXA32x processor and PXA30x processor uses the industry standard Universal Transceiver Macrocell Interface (UTMI), Version 1.05, as the interface between the U2DC and the transceiver. The PXA31x processor uses the industry standard UTMI+ Low Pincount Interface (ULPI) as the interface between the U2DC and the transceiver. Most of the following discussion is kept as generic as possible to cover both processors. A section of this chapter is dedicated for a description of the ULPI interface and any additional features or limitations associated with it.

2.1 PXA3xx Processor Differences

Table 32 shows the USB 2.0 Device Controller differences among the PXA32x, PXA31x, and PXA30x processors. Refer to each individual register for other operating differences.

Table 32: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
Phy interface	UTMI	ULPI	UTMI
Endpoints	7 (uni-directional) ¹	15 (uni-directional) ²	7 (uni-directional) ¹
SRAM size	8КВ	16KB	8KB
DMA Channels	8 (4 sets of 2)	16 (4 sets of 4)	8 (4 sets of 2)
OTG Capable	No (Only with UDC)	Yes	No (Only with UDC)
Carkit mode	Not Supported	Supported	Not Supported
1 Endpointe A C			

1. Endpoints A - G

2.2 Features

- Adheres to current USB industry specification
- Supports both high-speed and full-speed modes
- Automatically decodes most standard device requests without software intervention
- Supports programmable Bulk, Isochronous, and Interrupt endpoint types
- Programmable maximum packet size
- Up to 15 programmable configurations, including 1 default configuration for Endpoint 0
- Automatic token generation
- Automatic CRC checking

^{2.} Endpoints A - P



- USB OTG support (PXA31x processor only)
- Software access to the immediate ULPI PHY register space (PXA31x processor only)
- Supports 3-pin or 6-pin ULPI serial modes (OTG FS/LS Host only) (PXA31x processor only)
- Support for Carkit mode (UART data) (PXA31x processor only)
- OTG Interrupts for Vbus Valid, Session End, Session Valid, and ID change (PXA31x processor only)

2.3 Limitations

- No support for additional control endpoints.
- UTMI interface supports 8-bit mode only .
- The USB specification allows for physical endpoints to be addressed by both the 4-bit endpoint address and the endpoint direction. For example, Endpoint 3 can be used as an ISO Out endpoint as well as an unrelated Bulk In endpoint. There is no requirement for this use, but it is allowed. In U2DC, this option is under software control but the U2DC currently does not decode based on direction, only on endpoint number. If software were to enable two endpoints with the same endpoint number but different directions, internal logic for both endpoints would respond, resulting in corrupted data.
- A zero-length Isochronous or Control Out transfer with a CRC error is ignored. It is not stored in the FIFO, nor do the U2DCSR bits reflect that a packet was received.
- The ULPI interface does not support extended register access to ULPI PHY registers nor does it support "Guaranteed Link transactions" as described in the ULPI specification (PXA31x processor only).

2.4 Overview

The U2DC consists of six major components: the system bus interface, a dedicated DMA controller, configuration controller, endpoint memory, endpoint control, and USB interface. The system bus interface provides the interface between the processor and the U2DC. The DMA controller coordinates and controls memory accesses through the system bus interface. The configuration controller controller contains the U2DC Control and Status registers for the Endpoint Configuration data.

The U2DC uses single-ported memory to support FIFO operations. Bulk, Isochronous, and Interrupt Endpoint FIFO structures enable the endpoint to process one packet while assembling another. Depending on the amount of memory programmed to the FIFO, a single packet or many packets of data may be buffered for each endpoint in an effort to compensate for the amount of latency encountered on the system bus. Control endpoints use only a single packet at a time and complete the controls required by one packet before implementing the control required from the next packet. The dedicated DMA is used to transfer data to and from the Data Endpoint FIFOs, while the core is used to transfer data to and from the Control endpoint. Depending on the transfer method, an interrupt, DMA service request, or polling can be used to detect packet receipt.

Figure 19 is a block diagram of the U2DC for the PXA32x processor and PXA30x processor. Figure 20 is a block diagram of the U2DC for the PXA31x processor.



Figure 19: PXA32x Processor and PXA30x Processor U2DC Block Diagram

Figure 20: PXA31x Processor U2DC Block Diagram





2.5 PXA32x Processor and PXA30x Processor UTMI Signal Descriptions

This section describes the UTMI signals (See Table 33). All signals are synchronous to the transceiver clock. The UTMI data bus is a bi-directional bus controlled by the state of the Tx_valid signal.

Table 33: UTMI Signals Summary

Name	Туре	Width	Description		
GPIO					
Any GPIO that can be programmed for wakeup events	input	1	GPIO pin is required for detecting the USB cable attach/detach event. See Section 2.7.4, "PXA32x processor and PXA30x processor Cable Attach and Detach" for more details		
utm_clk	input	1	Clock. This input from the PHY is used for clocking Receive and Transmit parallel data. 60 MHz HS/FS, with 8-bit interface		
utm_reset	output	1	Reset. Reset all state machines in the UTM.		
utm_xcvr_select	output	1	Transceiver Select. This signal selects between the FS and HS transceivers: 0 : HS transceiver enabled 1 : FS transceiver enabled		
utm_term_select	output	1	Termination Select. This signal selects between the FS and HS terminations: 0 : HS termination enabled 1 : FS termination enabled		
utm_suspendm_x	output	1	Suspend. Places the external PHY in a mode that draws minimal power from supplies. Shuts down all blocks not necessary for Suspend/Resume operation. While suspended, TermSelect must always be in FS mode to ensure that the 1.5 KOhm pullup on DP remains powered. 0 : PHY circuitry drawing Suspend current 1: PHY circuitry drawing normal current		

Table 33:	UTMI	Signals	Summary	(Continued)
-----------	------	---------	---------	-------------

Name	Туре	Width	Description
utm_linestate	input	2	Line State. These signals reflect the current state of the single ended receivers. They are combinational until a "usable" CLK is available, then they are synchronized to CLK. They directly reflect the current state of the DP (LineState[0]) and DM (LineState[1]) signals: DM DP Description 0 0 0: SE0 0 1 1: 'J' State 1 0 2: 'K' State 1 1 3: SE1
utm_opmode	output	2	Operational Mode. These signals select between various operational modes:[1][0][1][0]000011:Non-driving102:Disable Bit Stuffing andNRZI encoding113:reserved
utm_data<7:0>	Bidirectional	8	PHY Data. 8-bit parallel USB data bus to the external PHY.
utm_txvalid	output	1	Transmit Valid. Indicates that the DataIn bus is valid.
utm_txready	input	1	Transmit Data Ready. PHY signal indicating transmit data ready
utm_rxvalid	input	1	Receive Data Valid. Indicates that the DataOut bus has valid data.
utm_rxactive	input	1	Receive Active. Indicates that the receive state machine has detected SYNC and is active. RXActive is negated after a Bit Stuff Error or an EOP is detected.
utm_rxerror	input	1	Receive Error 0 = no error 1 = receive error has been detected This output is clocked with the same timing as the DataOut lines and can occur at anytime during a transfer. If asserted, it forces the negation of RXValid on the next rising edge of CLK.



2.6 PXA31x Processor ULPI Signal Descriptions

This section describes the interface signals of the ULPI interface (See Table 34).

Table 34: ULPI Signals Summary

Name	Туре	Width	Description
ulpi_clk	input	1	Clock. This input from the PHY is used for clocking Receive and Transmit parallel data. 60 MHz HS/FS, with 8-bit interface (*Note that the ulpi_clk and the utm_clk are the same)
ulpi_dir	input	1	Controls the direction of the data bus. When the PHY has data to transfer to the link, it drives ulpi_dir high to take ownership of the bus. When the PHY has no data to transfer it drives ulpi_dir low and monitors the bus for commands from the link. The PHY pulls ulpi_dir high whenever the interface cannot accept data from the link, such as during PLL startup.
ulpi_nxt	input	1	The PHY asserts ulpi_nxt to throttle the data. When the link is sending data to the PHY, ulpi_nxt indicates when the current byte has been accepted by the PHY. The link places the next byte on the data bus in the following clock cycle.
ulpi_data<7:0>	Bidirectional	8	PHY Data. 8-bit data bus for the external PHY
ulpi_stp	output	1	The link asserts ulpi_stp for one clock cycle to stop the data stream currently on the bus. If the link is sending data to the PHY, ulpi_stp indicates the last byte of data was on the bus in the previous cycle.

2.7 Operation

The U2DC consists of six major components: the System Bus interface, dedicated DMA controller, configuration controller, Endpoint memory, Endpoint control, and USB interface. The section covers these components.

2.7.1 System Bus Interface

The U2DC is a peripheral device that is connected to the internal system bus. All software-initiated accesses to the U2DC registers and Endpoint memory are completed using the internal system bus. Also, all DMA transactions are completed through the internal system bus.
2.7.2 DMA Controller

The U2DC contains a Direct-Memory Access controller (U2DMA) that transfers data to and from memory in response to requests generated by the internal Endpoint FIFOs of the U2DC. The internal Endpoint FIFOs do not directly supply addresses and commands to the memory controller. Instead, the states required to manage a data stream are maintained in DMA channels in the U2DMA. Every DMA request from an Endpoint FIFO generates a system-bus transaction.

The U2DMA provides compatibility with the main processor DMA controller with respect to Descriptor Fetch operation for memory-to-peripheral (Endpoint FIFO) and peripheral (Endpoint FIFO)-to-memory transfers. The U2DMA does not implement no-Descriptor Fetch operation, memory-to-memory transfers, external requests, Descriptor Compare modes, or programmable data burst sizes and memory widths.

- Supports data transfers for U2DC Endpoint FIFOs. Supported types are FIFO-to-memory and memory-to-FIFO transfers.
- Supports aligned and unaligned transfers to and from system memory.
- Supports 8 channels and 8 Endpoint FIFO requests (PXA32x processor and PXA30x processor only)
- Supports 16 channels and 16 Endpoint FIFO requests (PXA31x processor Only)
- Supports up to 4 outstanding memory accesses simultaneously. These accesses can be from a single channel or multiple channels.
- Employs a priority mechanism to process active channels (four channels with outstanding DMA requests, at any given time).
- Allows each of the channels to operate with Descriptor-Fetch transfers (see Section 2.7.2.2).
- Retrieves trailing bytes in the Receive Endpoint FIFOs.
- Supports 1 KB transfer size to support maximum packet size for USB transfers. DMA transfer size cannot be greater than the USB packet size.
- Descriptor setup compatible with the processor DMA controller.



Note

Core accesses to the FIFO associated with Endpoint 0 (U2DC End Point 0 Data Register (U2DDR0)) are allowed. Core accesses to FIFOs associated with (U2DC Endpoint Configuration Registers (U2DCRx) are not allowed. Use the DMA to access U2DDRx registers.

2.7.2.1 U2DMA Operation

The U2DMA transfers data using flowthrough transactions to the U2DC Endpoint FIFOs. The U2DMA has up to 16 configurable channels. Figure 21 is a block diagram of the U2DMA for the PXA32x processor and PXA30x processor. Figure 22 is a block diagram of the U2DMA for the PXA31x processor. Refer to Section 2.10 for a description of the registers referenced in the block diagram and accompanying text.





Figure 21: PXA32x Processor and PXA30x Processor U2DMA Block Diagram



Figure 22: PXA31x Processor U2DMA Block Diagram

2.7.2.1.1 DMA Channels

Each channel of the DMA is controlled by four 32-bit Descriptor registers. In addition, the DMA contains a 32-bit Control/Status register for each channel. Each channel can be configured to service either a memory-to-FIFO or FIFO-to-memory transfer. Each channel is serviced in increments of the burst size (32 bytes) and delivered in the granularity of the FIFO port width (64



bits). Each channel is serviced with a burst of data when multiple channels are actively executing. The DMA controller performs a context switch to another active channel after each burst of data. The DMA controller performs context switches based on whether a channel is active, whether its target FIFO is currently requesting service, and the channel priority.

The U2DMA differs from the processor system DMA in that it cannot perform memory-to-memory data transfers. The only possible data transfers supported by the U2DMA are from system memory to Endpoint FIFOs or from Endpoint FIFOs to system memory. The Descriptor registers, Interrupt register (U2DMAINT), and Control/Status registers of the U2DMA are compatible with the system DMA.

2.7.2.1.2 DMA Channel Priority Scheme

The DMA channel priority scheme helps to ensure that Endpoint FIFOs are to be serviced according to their bandwidth requirements. Assign a high priority to critical endpoints (such as Isochronous endpoints) or endpoints with high bandwidth requirements and a lower priority to endpoints with lower criticality and bandwidth requirements. This approach ensures that critical and high bandwidth endpoints are serviced more often than low bandwidth endpoints and have a reduced risk of FIFO overflow/underflow.

The DMA channels have been permanently assigned to the endpoints in the following manner: Channel 0 is assigned to Endpoint 0, Channel 1 is assigned to Endpoint A, Channel 2 is assigned to Endpoint B, and so forth, See Table 35 for details.

The DMA channels are internally divided into four sets channels each. The channels in each set get a round-robin priority. Set 0 has the highest priority and Set 3 has the lowest. Program endpoints with the most strenuous latency requirements in Set 0. Sets 2 and 3 are low-priority sets. Refer to Table 35 for details.

When all the channels are running concurrently, Set 0 is serviced four out of every eight consecutive channel-servicing instances, Set 1 is serviced two times, and Sets 2 and 3 are each serviced one time.

For example, if all the channels are active and all are requesting data transfers, the sets are prioritized in the following order: Set 0, Set 1, Set 0, Set 2, Set 0, Set 1, Set 0, Set 3. After eight channel-servicing instances, the pattern repeats. The channels in each set are given a round-robin priority, therefore, if only Channels 6 and 7 are active and both are requesting data transfers, then Channel 6 gets priority over Channel 7.

Set	Channels	Endpoints	Priority	Number of Times Served							
For	For PXA32x Processor and PXA30x Processor Only										
0	6, 7	F, G	Highest Priority Set	4/8							
1	4, 5	D, E	Higher than Set 2 and Set 3. Lower than Set 0.	2/8							
2	2, 3	B, C	Higher than Set 3. Lower than Set 0 and Set 1.	1/8							
3	0, 1	0, A	Lowest Priority Set	1/8							
For	For PXA31x processor Only										
0	6, 7, 14, 15	F, G, N, P	Highest Priority Set	4/8							

Table 35: Channel Priority

Copyright © 2009 Marvell

Set	Channels	Endpoints	Priority	Number of Times Served
1	4, 5, 12, 13	D, E, L, M	Higher than Set 2 and Set 3. Lower than Set 0.	2/8
2	2, 3, 10, 11	B, C, J, K	Higher than Set 3. Lower than Set 0 and Set 1.	1/8
3	0, 1, 8, 9	0, A, H, I	Lowest Priority Set	1/8

Table 35: Channel Priority (Continued)

For example, Endpoint G can be configured as an Isochronous endpoint, which is permanently assigned to Channel 7, which has the highest priority. Also, Endpoint A can be configured as a Bulk endpoint, which is permanently assigned to Channel 1, which has the lowest priority. Refer to Table 35 for details.

2.7.2.1.3 Concurrent Active Channels

The U2DMA can have up to four outstanding (active) DMA requests at a time. The U2DMA has four 32-byte internal buffers to hold Descriptor information or data fetched from memory.

The system bus can be allocated successively to four active channels or to a single channel for four successive requests, depending on the order and number of channel requests received by the U2DMA. Any combination of number of channels and number of requests per channel is supported for up to a total of four outstanding concurrent transfers on the system bus.

The total number of outstanding concurrent transfers can be reduced by programming the U2DMACR[MAXOCT] field to a non-zero value.

2.7.2.1.4 Channel States

The following states apply to the DMA channels. Refer to Table 36 for the valid software configuration settings to enable the channel states.

- Un-initialized occurs after a reset. U2DMA Control Register (U2DMACR)U2DMACSRx[STOPINTR] is set when un-initialized.
- Valid Descriptor, not running occurs when a valid Descriptor has been loaded in the U2DMADADRx register during a Descriptor-Fetch transfer, but the corresponding run bit, U2DMACSRx[RUN], is not set. For a Descriptor-Fetch transfer, U2DMACSRx[STOPINTR] is cleared when the DMA controller updates the U2DMADADRx register.
- Descriptor Fetch, running after programming U2DMADADRx and setting U2DMACSRx[RUN], four words of Descriptors are fetched from the memory and U2DMACSRx[STOPINTR] continues to be clear. The channel then enters the "Wait for Request" state.
- Wait for Request occurs as the channel waits for a request before it starts to transfer data; U2DMACSRx[STOPINTR] is clear.
- Transfer data transferring data between the source and target; U2DMACSRx[STOPINTR] is clear.
- Channel error the channel in error remains in the Stopped state until software clears the error condition, re-initializes the channel, and sets the U2DMACSRx[RUN] bit and the U2DMACSRx[BUSERRINTR] bit. See Section 2.11.26 and Section 2.11.25 for details.
- Stopped the channel is stopped. U2DMACSRx[STOPINTR] is set. A stopped channel is re-initialized by updating the U2DMADADRx register and setting U2DMACSRx[RUN].

Copyright © 2009 Marvell



Table 36: Channel States Based on Software Configuration

Software Configuration	U2DMACSRx [RUN]	U2DMACSRx [StopIntr]	Resulting channel state
Power-up	0	1	Uninitialized
Write to U2DMADADRx before U2DMACSRx[Run] is set. The descriptor must previously be set up in memory. The descriptor address is the value written to U2DMADADRx.	0	0	Valid descriptor, not running.
Set U2DMACSRx[Run] after writing to U2DMADADRx.	1	0	 Descriptor fetch, running. Wait for request, running. (Occurs after descriptor fetch.) Transfer data, running. (Occurs after Endpoint FIFO asserts its request.)
Stop running channel by clearing U2DMACSRx[Run] and U2DMACSRx[MaskRun]	0	0 -> 1	Channel eventually if not immediately switches to a stopped state (identified by U2DMACSRx[StopIntr] toggling from low to high).

2.7.2.2 DMA Descriptors

The U2DMA Descriptors are fetched from four-word-aligned memory addresses when the channel is started. The U2DMA Descriptor registers (U2DMADADRx, U2DMASADRx, U2DMATADRx, and U2DMACMDx) are not directly writable through software. See Section 2.11.20, U2DMA Control Register (U2DMACR), Section 2.11.21, U2DMA Descriptor Address Registers (U2DMADADRx), Section 2.11.22, U2DMA Source Address Registers (U2DMASADRx), and Section 2.11.22, U2DMA Source Address Registers (U2DMASADRx), or more details on these registers.

Figure 23 shows the flow of the Descriptor logic.



Figure 23: Descriptor Behavior on End-of-Receive (EOR)

2.7.2.2.1 Descriptor-Fetch Transfer Operation

Descriptor-Fetch transfers operate in the following manner:

Software must first clear the U2DMACSRx[RUN] bit. Software must write a valid Descriptor address to the U2DMADADRx register and then set U2DMACSRx[RUN]. Doing so in this order enables the U2DMA to fetch the four-word Descriptor (if the memory is already set up with the Descriptor chain) from the memory that the U2DMADADRx register indicates. The channel waits for a request from



the Endpoint FIFO and begins to transfer data after the request is received. After the channel transfers a number of bytes equal to the smaller of 32 bytes and U2DMACMDx[LEN], it waits for the next request before it continues with the data transfer until the U2DMACMDx[LEN] reaches zero. The channel stops or continues with a new Descriptor Fetch from the memory, as determined by the U2DMADADRx[STOP] bit. Figure 24 summarizes this operation.

If an error occurs during the Fetch operation, the channel enters the Stopped state and remains there unless the software clears the error condition, re-initializes the channel, and sets the U2DMACSRx[RUN] register.

For a Descriptor-Fetch transfer, the software must load the U2DMADADRx register and set the U2DMACSRx[RUN] bit. The channel Descriptor Fetch does not occur unless the U2DMACSRx[RUN] bit is set.

Although software loads the U2DMADADRx register, the U2DMASADRx, U2DMATADRx, and U2DMACMDx registers must be loaded indirectly from DMA Descriptors. The DMA Descriptor indicated in the U2DMADADRx register is loaded into the registers of the associated DMA channel after all of the data described by a Descriptor has been successfully transferred and when a Write to the U2DMACSRx[RUN] register switches the channel from "Stopped" to "Running."

U2DMADADRx[STOP] of word [0] of a DMA Descriptor (the low bit of the U2DMADADRx field) is used to mark the special Descriptor, which resides at the end of a Descriptor list. The value of the stop bit does not affect the loading of the fields of a Descriptor into channel registers in any way; however, if a Descriptor with the stop bit set is loaded into a channel register, then the channel stops after completely transferring the data pertaining to that Descriptor.

A DMA Descriptor is a four-word (32-bit) block, aligned on a 16-byte boundary in memory:

- Word [0] of the block contains a value for register U2DMADADRx and a single flag bit (STOP).
- Word [1] contains a value for the U2DMASADRx register. If the source for the DMA transfer is a
 memory location, this is a 32-bit system memory address. If the source for the transfer is an
 Endpoint FIFO, this word is ignored, and the channel number determines the Endpoint FIFO
 accessed as the source of the transfer.
- Word [2] contains a value for the U2DMATADRx register. If the target for the DMA transfer is a memory location, this is a 32-bit system memory address. If the target for the transfer is an Endpoint FIFO, this word is ignored, and the channel number determines the Endpoint FIFO accessed as the target of the transfer.
- Word [3] contains a value for the U2DMACMDx register.



Figure 24: Descriptor-Fetch Transfer Channel State Diagram

2.7.2.3 Transferring Data

The Endpoint FIFOs connected to the DMA operate in flowthrough transfers (refer to Section 2.7.2.3.2 for details). The source or destination of a DMA transfer is always an Endpoint FIFO memory intended to be used as a source or sink of DMA data. An Out endpoint requires a DMA channel setup to transfer data from the Endpoint FIFO to system memory, and an In endpoint requires a DMA channel setup to transfer data from system memory to the Endpoint FIFO. Refer to Section 2.10 for details of the register referenced in the following text.

2.7.2.3.1 Servicing U2DC Endpoint FIFOs

The U2DMA can transfer data either from memory-to-Endpoint FIFO or from Endpoint FIFO to memory. The possible Endpoint FIFO requests are mapped to the available channels on a one-to-one basis. (The Endpoint 0 FIFO request is mapped to U2DMA Channel 0, the Endpoint A FIFO request is mapped to U2DMA Channel 1, the Endpoint B FIFO request is mapped to U2DMA Channel 2, and so on.) The Endpoint FIFOs assert the appropriate endpoint request signal (EPREQx) to signal the FIFO threshold has been exceeded (either rising or falling, depending on the direction of transfer) and that a DMA transfer is requested. The EPREQ signals are directly sampled on every system bus clock. If the U2DMACMDx[XFRDIR] bit is cleared, the accessed channel number indicates which Endpoint FIFO is the source for the transfer. (U2DMACMD0 refers to Endpoint 0, U2DMACMD1 refers to Endpoint A, and so on.) This configuration corresponds to an Out endpoint, and the U2DMASADRx register is ignored in this instance. IF the U2DMACMDx[XFRDIR] bit is set, the accessed channel number indicates which Endpoint FIFO is the target for the transfer. (U2DMACMD0 refers to Endpoint 0, U2DMACMD1 refers to Endpoint A, and so on.) This configuration corresponds to an In endpoint, and the U2DMATADRx register is ignored in this instance. In both instances, the DMA processor waits for the request before it initiates the transfer.



If U2DMACMDx[ENDIRQEN] is set, a U2DMA interrupt is requested at the end of the last cycle associated with the byte that caused U2DMACMDx[LEN] to decrement to zero. The U2DMA interrupt is logically OR'd with the U2DC interrupt to generate a single interrupt signal.

2.7.2.3.2 Servicing In Endpoint FIFOs Using DMA Read Cycles

A DMA Read begins when an Endpoint FIFO sends a request via the EPREQ bus to a channel in the U2DMA while the channel is running and is configured for Reads. The number of bytes to be transferred is normally specified to be 32 bytes, but the transfer length can be less when a short packet is indicated. The short packet is communicated either when the U2DMACMDx[LEN] field shows less than 32 bytes for IN transfers, or by the Endpoint FIFO setting the End of Packet (EOP) signal for Out transfers. The following process begins when the request is recognized:

- 1. The U2DMA prompts the memory controller to read the required number of bytes addressed by U2DMASADRx into a 32-byte buffer in the U2DMA.
- 2. The U2DMA transfers the data to the Endpoint FIFO addressed by the channel number. The width of data transfer to the Endpoint FIFO is always 64 bits. For Endpoint 0, Byte Enables determine if all 8 bytes or a subset of the 64-bit transfer is written to the FIFO.
- 3. At the end of the transfer, U2DMASADRx is increased and U2DMACMDx[LEN] is decreased by the smaller of U2DMACMDx[LEN] and 32 bytes.

Use the following settings for the U2DMA register bits for a DMA Read from memory to an Endpoint FIFO:

- U2DMASADRx[SRCADDR] = memory address
- U2DMATADRx[TGTADDR] not used
- U2DMACMDx[XFRDIR] = 1

Note

DMA channel number (x) = Endpoint FIFO target address

Refer to Section 2.7.2.5 for a description of how trailing bytes are handled when servicing Endpoint FIFOs with DMA Read cycles.



If multiple DMA Read transfers are chained together to transfer a packet, only the final transfer can be allowed to have the U2DMACMDx[LEN] field set to anything less than 32 bytes. If an intermediate DMA transfer has U2DMACMDx[LEN] set to less than 32 bytes, this action is interpreted by the FIFO as the end of the packet (a Short packet.) Because the U2DMACMDx[LEN] field is decremented by each 32-byte access, the value loaded must be a factor of 32 bytes for a Short packet not to be indicated.

2.7.2.3.3 Servicing Out Endpoint FIFOs Using DMA Write Cycles

A DMA Write begins when an Endpoint FIFO sends a request via the EPREQ bus to a channel in the U2DMA while the channel is running and is configured for Writes. The number of bytes to be transferred is normally specified to be 32 bytes, but the transfer length can be less when a Short packet is indicated. The Short packet is communicated either when the U2DMACMDx[LEN] field shows less than 32 bytes for IN transfers, or by the Endpoint FIFO setting the End of Packet (EOP) signal for OUT transfers. The following process begins when the request is recognized:

1. The U2DMA processes the request by transferring the required number of bytes from the Endpoint FIFO addressed by the channel number into a U2DMA buffer.

- 2. The U2DMA transfers the data to the memory controller via the system bus. The width of the data transfer from the Endpoint FIFO is always 64 bits. For Endpoint 0, Byte Enables determine if all 8 bytes or a subset of the 64-bit transfer is written to the system memory.
- 3. At the end of the transfer, U2DMATADRx is increased and U2DMACMDx[LEN] is decreased by the smaller of U2DMACMDx[LEN] and 32 bytes.

Use the following settings for the U2DMA register bits for a DMA Write to memory from an Endpoint FIFO:

- U2DMASADRx[SRCADDR] = not used
- U2DMATADRx[TRGADDR] = memory address
- U2DMACMDx[XFRDIR] = 0
- DMA channel number (x) = Endpoint FIFO source address

Refer to Section 2.7.2.5 for a description of how trailing bytes are handled when servicing Endpoint FIFOs with DMA Write cycles.



Note

If multiple DMA transfers are chained together to transfer a packet, only the final transfer can be allowed to have the U2DMACMDx[LEN] field set to anything less than 32 bytes. If an intermediate DMA transfer has U2DMACMDx[LEN] set to less than 32 bytes, this action is interpreted by the FIFO as the end of the packet (a Short packet). Because the U2DMACMDx[LEN] field is decremented by each 32 byte access, the value loaded must be a factor of 32 bytes for a Short packet not to be indicated.

If multiple DMA Write transfers are chained together to form a single packet, all Write transfers, except for the final one, must be a multiple of 8 bytes (U2DMACMDx[LEN] = 8x). The final Write transfer is not restricted to be a multiple of 8 bytes and can have the U2DMACMDx[LEN] field set to any value (U2DMACMDx[LEN] = x).

2.7.2.4 Programming Tips

This section provides information concerning software requirements, instruction ordering, and misaligned memory accesses.

2.7.2.4.1 Software Management Requirements

The information that must be maintained on a per-stream basis (for example, the memory address, the Endpoint FIFO address, the transfer count, and the implied direction of data flow), is maintained in Descriptor registers in the U2DMA. The Descriptor registers are loaded from memory locations specified by the software. Multiple DMA Descriptors can be chained together in a list, which allows a DMA channel to transfer data to and from a number of separate locations. The Descriptor-based DMA design allows descriptors to be dynamically added to an active DMA channel Descriptor chain.

Each demand for data that an endpoint generates is a memory data Read or Write.

2.7.2.4.2 Instruction Ordering

The U2DMA completes programmed I/O instructions in the order received.

References to internal addresses generally complete more quickly than those issued to external addresses. This action means that memory accesses can be sent in one order and completed in a different order.

The U2DMA ensures that memory references made by a single DMA channel are presented to memory in order and that the Descriptor Fetches occur between the data blocks. The order in which

Copyright © 2009 Marvell



the accesses are completed cannot be guaranteed unless the channels refer to only one type of memory (either to the external memory or to the internal SRAM).

2.7.2.4.3 Misaligned Memory Accesses

The U2DMA is a 64-bit device that can access memory on byte-aligned boundaries. The U2DMA may encounter misaligned (not aligned to 64-bit boundary) addresses while it accesses memory.

The U2DMA employs channel-specific Alignment buffers that hold either the leading or the lagging misaligned data. When the U2DMA completes a Descriptor transfer, it ensures that all of the data in the Alignment buffers is properly flushed to its respective targets.

Restricting memory addresses to 8-byte boundaries can be helpful because the U2DMA encounters overhead while it works with misaligned data. However, the U2DMA performs the alignment to optimize performance when memory addresses cannot be restricted in this manner.

2.7.2.5 How DMA Handles Trailing Bytes

DMA normally transfers bytes equal to the transaction size of 32 bytes. But the number of trailing bytes in the U2DMACMDx[LEN] field could be smaller than the transfer size only when the final transfer is a Short packet. The DMA can transfer the exact number of trailing bytes if it receives a corresponding request from the Endpoint FIFO. Two instances are possible:

- Memory-to-Endpoint FIFO transfers: The Endpoint FIFO sends a normal request to the U2DMA to receive the trailing bytes. The DMA transfers a number of bytes equal to the smaller of U2DMACMDx[LEN] and 32 bytes. No special handshaking is necessary in this instance.
- Endpoint FIFO-to-memory transfers: Special handshaking signals and interrupts are employed for transferring trailing bytes from an Endpoint FIFO to memory. The conditions that use the handshaking signals and interrupts are explained below:
 - End of Packet (EOP): The endpoint receives its last data sample from the external USB host controller and detects an EOP based on its receive protocol. Any remaining data samples in the Endpoint Receive FIFO are treated as trailing bytes. The endpoint initiates a DMA request, even if it has fewer bytes than its receive trigger threshold. The DMA responds to this request and reads out the trailing bytes. The endpoint logic asserts its EOP handshake signal to the DMA concurrently with the transfer of the last data byte to the DMA. CPU intervention is not required as long as the Descriptor chain has not ended.

Note

When an endpoint signals an EOP, the U2DMA sets the End-of-Receive (EOR) status bit in the corresponding channel Control Status register (U2DMACSRx). See Table 77 for details.

- End-of-Descriptor Chain (EOC): Signal indicates that a DMA channel is at the end of its last Descriptor. After the current transfer, U2DMACMDx[LEN]=0 and U2DMADADRx[STOP] = 1. For non-0 endpoints, the software must add a new Descriptor and set the Run bit again. For Endpoint 0, the software can either add a new Descriptor and set the Run bit again or use programmed I/O to retrieve any trailing bytes. EOC is the only trailing-bytes case that can potentially require programmed I/O to retrieve data for Endpoint 0.
- Request after Channel Stops (RAS): This signal is a status bit in the U2DMA Control Status register (U2DMACSRx). This bit is set when an Endpoint FIFO has generated a request for a channel that has completed its last Descriptor and has no new Descriptors in its Descriptor chain. This error condition must be handled either by setting up a new Descriptor or through programmed I/O. A new Descriptor must be loaded and enabled prior to clearing this bit by writing a 1 to it, or the bit clears for a single clock only. See Table 77 for details.

The following examples illustrate the handling of various trailing bytes using EOR, EOC, and RAS.

Example 1: The endpoint signals a DMA request to service trailing bytes in its Receive FIFO (RxFIFO). The current Descriptor U2DMACMDx[Len] is equal to or greater than the trailing-bytes count.

- 1. The endpoint signals a receive DMA request.
- 2. The U2DMA responds and reads out all trailing bytes including the last byte.
- 3. The endpoint signals an EOR.
- 4. The U2DMA transfers all trailing bytes to the channel target and then updates U2DMACSRx[EORInt].
- 5. The DMA channel can be configured to stop, jump, or just wait for another request after receiving EOR, depending on U2DMACSRx[EORStopEn] and U2DMACSRx[EORJmpEn].
- 6. U2DCSRx[EORInt] set indicates that all trailing bytes were read and transferred to the required target.

Example 2: The endpoint signals a DMA request to service trailing bytes in its RxFIFO. The current Descriptor U2DMACMDx[Len] is less than the trailing-bytes count. More Descriptors are available in the Descriptor chain.

- 1. The endpoint signals a receive DMA request.
- 2. The U2DMA responds and reads only the number of trailing bytes programmed by U2DMACMDx[Len].
- 3. The current Descriptor U2DMACMDx[Len] decrements to zero. This condition forces the U2DMA to transfer all the data read from the peripheral's RxFIFO to the channel target.
- 4. The U2DMA fetches the next Descriptor.
- 5. Since the endpoint still has trailing bytes in its RxFIFO, it must make another request. The endpoint continues to issue such requests until the U2DMA reads out all the trailing bytes and until an EOR is signalled.
- 6. U2DCSRx[EORInt] set indicates that all trailing bytes were read and transferred to the required target.

Example 3: The endpoint signals a DMA request to service trailing bytes in its RxFIFO. The current Descriptor U2DMACMDx[Len] is less than the trailing-bytes count. No more Descriptors are available in the Descriptor chain.

- 1. The endpoint signals a receive DMA request.
- 2. The U2DMA responds and reads only the number of trailing bytes programmed by U2DMACMDx[Len].
- 3. The current Descriptor U2DMACMDx[Len] decrements to zero. This condition forces the U2DMA to transfer all the data read from the peripheral RxFIFO to the channel target.
- 4. The DMA channel stops, as there are no more Descriptors in the Descriptor chain.
- 5. The DMA sets U2DMACSRx[STOPINTR] if the U2DMA reached an end-of-chain (EOC) condition while reading the last byte. This bit can cause an interrupt to the CPU if programmed to do so by setting the U2DMACSRx[STOPIRQEN] bit. The interrupt indicates for software to handle the remainder of the trailing bytes in the endpoint RxFIFO either through setting up a new Descriptor or through programmed I/O.
- 6. The U2DMA sets U2DMACSRx[RAS] if the endpoint signals a DMA request before software sets up a new Descriptor. This setting indicates for software to handle the remainder of the trailing bytes in the endpoint RxFIFO.

2.7.2.6 Quick Reference to DMA Programming

Table 37 provides a quick reference for programming the U2DMA for the U2DC endpoints.



Table 37: DMA Quick Reference for Endpoint FIFOs

Endpoint Accessed	U2DMASADRx	U2DMATADRx	Burst Size (bytes)	XFRDIR	U2DMA Channel Request
endpoint 0	unused	U2DMATADR0	32 or trailing	0	0
endpoint 0	U2DMASADR0	unused	32 or trailing	1	0
endpoint A	unused	U2DMATADR1	32 or trailing	0	1
endpoint A	U2DMASADR1	unused	32 or trailing	1	1
endpoint B	unused	U2DMATADR2	32 or trailing	0	2
endpoint B	U2DMASADR2	unused	32 or trailing	1	2
endpoint C	unused	U2DMATADR3	32 or trailing	0	3
endpoint C	U2DMASADR3	unused	32 or trailing	1	3
endpoint D	unused	U2DMATADR4	32 or trailing	0	4
endpoint D	U2DMASADR4	unused	32 or trailing	1	4
endpoint E	unused	U2DMATADR5	32 or trailing	0	5
endpoint E	U2DMASADR5	unused	32 or trailing	1	5
endpoint F	unused	U2DMATADR6	32 or trailing	0	6
endpoint F	U2DMASADR6	unused	32 or trailing	1	6
endpoint G	unused	U2DMATADR7	32 or trailing	0	7
endpoint G	U2DMASADR7	unused	32 or trailing	1	7
For PXA31x	Processor:		-		
	unused	U2DMATADR8	32 or trailing	0	8
endpoint H	U2DMASADR8	unused	32 or trailing	1	8
	unused	U2DMATADR9	32 or trailing	0	9
endpoint I	U2DMASADR9	unused	32 or trailing	1	9
	unused	U2DMATADR10	32 or trailing	0	10
endpoint J	U2DMASADR10	unused	32 or trailing	1	10
	unused	U2DMATADR11	32 or trailing	0	11
endpoint K	U2DMASADR11	unused	32 or trailing	1	11
	unused	U2DMATADR12	32 or trailing	0	12
endpoint L	U2DMASADR12	unused	32 or trailing	1	12

Endpoint Accessed	U2DMASADRx	U2DMASADRx U2DMATADRx Burst Size (bytes)		XFRDIR	U2DMA Channel Request
	unused	U2DMATADR13	32 or trailing	0	13
endpoint M	U2DMASADR13	unused	32 or trailing	1	13
	unused	U2DMATADR14	32 or trailing	0	14
endpoint N	U2DMASADR14	unused	32 or trailing	1	14
	unused	U2DMATADR15	32 or trailing	0	15
endpoint P	U2DMASADR15	unused	32 or trailing	1	15

Table 37: DMA Quick Reference for Endpoint FIFOs (Continued)

2.7.2.7 Examples

Example 1: Setting Up and Starting a Channel

The following example of code shows how to set up and start a channel to transfer LEN words that start at the address in the U2DMASADRx register to the endpoint address referenced by the channel number. In this example, the stop bit in the U2DMADADRx register is set so that the DMA channel stops after it completely transfers LEN bytes of data associated with this Descriptor.

```
// build real descriptor
desc[0].u2dmadadr = STOP;
desc[0].u2dmasadr = U2DMASADR;
desc[0].u2dmatadr = don't care;
desc[0].u2dmacmd = U2DMACMD;
// start the channel
DMANEXT[CHAN] = &desc[0];
DRUN = 1;
```

Example 2: Adding a Descriptor to End-of-Descriptor List (channel running)

Note

This example assumes that a Descriptor-fetch transfer is active.

DMA Descriptor lists are used as queues of full buffers for transmitted or received data. Because each buffer can be small, on-the-fly manipulation of DMA Descriptor lists must be as efficient as possible.

To add a Descriptor to the end of a Descriptor list for a running channel:

- 1. Write U2DMACSRx[RUN] = 0.
- 2. Wait for the channel to stop. The stop status is indicated in U2DMACSRx[STOPINTR].
- 3. Create the end Descriptor in the memory with the stop bit set.



- 4. Manipulate the U2DMADADRx register of the last Descriptor of the current chain in the memory to ensure that the U2DMADADRx register points to the newly created end Descriptor in step 3.
- 5. Create a new Descriptor with values in the U2DMADADRx, U2DMASADRx, U2DMATADRx, and U2DMACMDx registers that match those in the stopped DMA channel. The new Descriptor is the next Descriptor for this Descriptor list.
- 6. Examine the DMA channel registers and determine if the channel stopped in the last Descriptor of the chain. If it did, manipulate the U2DMADADRx register of this Descriptor so that it points to the newly created end Descriptor.
- 7. Program the channel U2DMADADRx register with the next Descriptor created in Step 5.
- 8. Set U2DMACSRx[RUN] = 1.

2.7.3 Endpoint Memory Configurations

2.7.3.1 PXA32x Processor and PXA30x Processor Memory Configurations

The Endpoint memory consists of 8-Kbytes of SRAM, arranged as a 1K x 64-bits block. The Endpoint memory is used for storing USB data that has been received from the USB host controller or has been loaded for transmission to the USB host controller. One-hundred-twenty-eight bytes of the Endpoint memory are dedicated for Endpoint 0 USB data storage, leaving 8064 bytes that can be allocated by software to Endpoints A - G. The entire memory space for Endpoints A - G is flushed and the memory reallocated when software set the Switch Endpoint Memory to Active Configuration (SMAC) bit in U2DC Control register (U2DCR) to 1. Each configuration setting allocates the entire 8064 bytes of Endpoint memory for use when that configuration and its given set of alternate interfaces are active. The USB data stored in the 8-Kbytes SRAM is accessed by software using the U2DMA.

2.7.3.2 PXA31x Processor Memory Configurations

The Endpoint memory consists of 16-Kbytes of SRAM, arranged as a 1K x 64-bits block. The Endpoint memory is used for storing USB data that has been received from the USB host controller or has been loaded for transmission to the USB host controller. 128 bytes of the Endpoint memory are dedicated for Endpoint 0 USB data storage, leaving 16256 bytes that can be allocated by users to Endpoints A - P. The entire memory space for Endpoints A - P is flushed and the memory reallocated when users set the Switch Endpoint Memory to Active Configuration (SMAC) bit in U2DC Control register (U2DCR) to 1. Each configuration setting allocates the entire 16256 bytes of Endpoint memory for use when that configuration and its given set of alternate interfaces are active. The USB data stored in the 16-Kbytes SRAM is accessed by users using the U2DMA.

2.7.3.3 FIFO Memory Allocation

Each enabled endpoint is allocated space in the SRAM. See Section 2.11.17 for details.



Warning

For the PXA32x processor and PXA30x processor, this configuration has only 5 of the 7 programmable endpoints enabled, and uses a total FIFO space of 4448 bytes of the 8064 bytes available. For the PXA31x processor, this configuration has only 5 of the 15 programmable endpoints enabled, and uses total FIFO space of 4448 bytes of the16256 bytes available.

The Endpoint memory is 64 bits wide, and is allocated only on 64-bit boundaries. Although Isochronous and Interrupt endpoints can be programmed for any maximum packet size from 1 - 1024 bytes, if an endpoint is programmed for a maximum packet size that is not 64-bit aligned, its minimum FIFO memory space is allocated up to the next valid 8-byte boundary.

Copyright © 2009 Marvell

In addition to FIFO memory allocated for data storage, one 64-bit word of FIFO memory is also consumed for each packet stored in endpoints. These 8-bytes are used to store implementation-specific information about the packet such as packet size. This memory space is referred to as a *Packet Delimiter*. The data within the Packet Delimiter cannot be accessed by users, and no knowledge of the Packet Delimiter is required for operation other than for allocation of FIFO memory space.

The minimum example of a max packet size of 1 byte would require FIFO memory space of one 8-byte word for a Packet Delimiter, and an additional 8-byte word to hold the single byte, with the other 7 bytes unused. To hold three minimum packets would require allocation of three of these sets as shown in Table 38.

Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0			
FIFO Memory for Previous Endpoint										
	Packet #1 Delimiter									
Unused	Unused	Unused	Unused	Unused	Unused	Unused	Data Byte			
	Packet #2 Delimiter									
Unused	Unused	Unused	Unused	Unused	Unused	Unused	Data Byte			
			Packet #3	Delimiter						
Unused	Unused	Unused	Unused	Unused	Unused	Unused	Data Byte			
		FIF	O Memory fo	or Next End	point					

Table 38: Example Memory Allocation for 1-Byte Packets

In another example, if an Isochronous endpoint is configured for a maximum packet size of 317 bytes, the endpoint must be allocated a minimum of 320 bytes of FIFO memory space for data storage, and eight additional bytes for a Packet Delimiter for a total of 328 bytes. The additional three bytes of allocated FIFO memory space is not used and cannot be accessed. If this endpoint was programmed to have a FIFO depth to support two complete packets, it would use a total of 656 bytes of FIFO memory space (328 bytes x 2). FIFO memory is *not* required to be allocated as multiples of packet size, and arbitrary number of bytes can be allocated for a given endpoint as long as it is larger than the storage required for a single packet. For example, allocating 1-1/2 packets of FIFO memory would allow the system or USB to work ahead by 1/2-packet of data to reduce the risk of FIFO overrun/underrun.

However, beyond the 8-byte alignment, any packet that is less than the programmed maximum packet size is *not* considered as occupying the entire packet size in the FIFO, and it only requires the number of bytes to align it to an 8-byte boundary. For example, in a max packet sized Out FIFO, a Short or Zero packet occupies less than one packet, leaving the rest of the FIFO space open to begin loading the next packet. Consider the example of an endpoint with max packet size of 16 bytes. If 48 total bytes of FIFO memory were allocated, this would normally support storage of two full packets, which includes two sets of eight bytes each for 16 bytes of Packet Delimiters, and two sets of 16 bytes each for 32 bytes of data storage.

However, consider the example where the first packet transferred is a Zero packet, the second packet transferred is a 7-byte Short packet, and these are then followed by a full packet. In this instance, all three packets are accommodated in the 48 bytes of FIFO memory allocated as illustrated in Table 39.

April 6, 2009 Released



Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0		
FIFO Memory for Previous Endpoint									
Packet #1 Delimiter (Zero Packet, so no data follows)									
Packet #2 Delimiter (7-byte Short Packet follows)									
Unused	Data Byte 6	Data Byte 5	Data Byte 4	Data Byte 3	Data Byte 2	Data Byte 1	Data Byte 0		
		Packet #3 D	Delimiter (16-b	oyte full packe	et follows)	·	·		
Data Byte 7	Data Byte 6	Data Byte 5	Data Byte 4	Data Byte 3	Data Byte 2	Data Byte 1	Data Byte 0		
Data Byte 15	Data Byte 14	Data Byte 13	Data Byte 12	Data Byte 11	Data Byte 19	Data Byte 9	Data Byte 8		
		FIFC	D Memory for	Next Endpoi	nt				

Table 39: Example Memory Allocation for Zero and Short Packets

When loading an Endpoint 0 with a packet that is not 32-bit aligned when using direct processor access, write all data as 32-bit accesses except for the final, partial word Write. The U2DMA takes care of alignment itself when it is used to accomplish data transfers.

Table 40 shows the endpoints that can be used for each type, the direction that can be programmed, and the maximum packet sizes available. The Bulk, Isochronous, and Interrupt endpoints can be programmed with FIFO depth > Max Packet Size, and so one packet can be processed while the next is being assembled. If an In endpoint has FIFO depth > Max Packet Size, the next packet can be loading into the Transmit FIFO while the U2DC is transmitting the first packet. Likewise, while unloading an Out endpoint, the U2DC can continue to process the next incoming packet to that endpoint. Endpoint 0 has 128 bytes of FIFO memory space, 64 bytes for IN data, and 64 bytes for Out data and the FIFO depth matches the max packet size. No Endpoint Memory Delimiter is required, allocated, or utilized for Endpoint 0.

Endpoint Type	U2DC Endpoint	Endpoint Direction	Full-Speed Maximum Packet Size (bytes)	High-Speed Maximum Packet Size (bytes)	Minimum Memory Allocated for Data (bytes)	Minimum Total Allocated Memory (bytes)	Notes
Control	0	In/Out	64	64	128 (64 for In, 64 for Out)	128 (64 for In, 64 for Out)	
Bulk	A - G	In or Out	8,16, 32 or 64	512	8, 16, 32, 64 or 512 (HS)	16, 24, 40, 72 or 520 (HS)	
Bulk	H - P	In or Out	8,16, 32 or 64	512	8, 16, 32, 64 or 512 (HS)	16, 24, 40, 72 or 520 (HS)	PXA31 Only

 Table 40:
 Endpoint Configuration

Endpoint Type	U2DC Endpoint	Endpoint Direction	Full-Speed Maximum Packet Size (bytes)	High-Speed Maximum Packet Size (bytes)	Minimum Memory Allocated for Data (bytes)	Minimum Total Allocated Memory (bytes)	Notes
Isochronous	A - G	In or Out	1 - 1023	1-1024	8 - 1024	16-1032	
Isochronous	H - P	In or Out	1 - 1023	1-1024	8 - 1024	16-1032	PXA31x Only
Interrupt	A - G	In or Out	1 - 64	1-1024	8 - 64 (FS)/ 8-1024 (HS)	16-72 (FS)/ 16-1032 (HS)	
Interrupt	H - P	In or Out	1 - 64	1-1024	8 - 64 (FS)/ 8-1024 (HS)	16-72 (FS)/ 16-1032 (HS)	PXA31x Only

Table 40: Endpoint Configuration (Continued)

Note

Total allocated memory includes eight additional bytes for each non-control packet for a Packet Delimiter. Control packets do not require delimiters because only a single packet is stored starting at Address 0.

Programmable endpoints can be selected as Bulk, Isochronous, or Interrupt endpoints. All Bulk endpoints have maximum packet sizes of eight, 16, 32, or 64 bytes (full speed) or 512 bytes (high speed), and must be allocated at least this much FIFO memory space plus eight bytes for a Packet Delimiter. Similarly, all Isochronous endpoints and Interrupt endpoints have maximum packet sizes of 1 - 1024 bytes, and would require a minimum allocated FIFO memory space of 8-1024 bytes plus eight bytes for a Packet Delimiter. The total number of bytes of FIFO memory space allocated to all enabled endpoints (besides Endpoint 0) for each configuration cannot exceed the maximum number of bytes.

The error will be detected when more than the maximum allowable bytes of FIFO memory space are allocated to a single configuration with its currently active alternate interface settings, when the Endpoint configuration is checked after setting SMAC. This error sets the Endpoint Memory Configuration Error (EMCE) bit in the U2DC Control Register (U2DCR) to 1 and clears the U2DC Enable bit (UDE) in the U2DC Control Register (U2DCR) to 0. The clearing of UDE also disables the U2DC. If maximum number of bytes or less of FIFO memory space is allocated to the active configuration and its alternate interfaces, when the Endpoint configuration is checked, the U2DC Active (UDA) bit is set to 1 and the UDE bit remains set to 1. Figure 32 shows the sequence for allocating the FIFO memory, setting Endpoint configuration, and enabling the U2DC for USB operation. Required user actions are shown in *italics*.

The data currently in the FIFO is lost when re-allocating the memory due to a set configuration or set interface command after operation has begun. All active DMA channels or direct processor accesses to U2DC must be stopped by software before overwriting control registers that results in re-allocation of memory. Data residing in the memory FIFOs is lost, even for packets that had a successful handshake indication to the USB host.



2.7.3.4 FIFO Organization and Data Ordering

Note



Core accesses to the FIFO associated with Endpoint 0 (U2DC End Point 0 Data Register (U2DDR0)) are allowed. Core accesses to FIFOs associated with (U2DC Endpoint Configuration Registers (U2DCRx) are not allowed. Use the DMA to access U2DCRx registers.

Four-byte word accesses must be used if the XScale[®] core is used to unload the Endpoint memory for Out endpoints. All processor reads from Endpoint Receive FIFOs must be 32-bit word accesses which alternate between access to the lower and upper halves of the 64-bit data word stored in the FIFO memory. The Byte Count register should be read once prior to reading the first Receive FIFO data of the packet to determine the number of valid bytes to read from the FIFO, and then the appropriate number of Reads must be initiated. If an Out endpoint data is not 32-bit aligned, the Read of the final entry in the Receive FIFO contains unknown data in the unused byte locations. If the upper half of the 64-bit word in the FIFO memory contains all unused data, the processor must not read the final unused 4-byte word; for example, the processor must never read more 32-bit words that exist in the packet or make an additional read after the byte count is 0. Figure 25 shows the unloading of FIFO memory space by reading the Endpoint Data register, and the decrementing of the byte count register for an Out endpoint with a maximum packet size of 9 bytes.

Figure 25: Data Ordering and FIFO Organization for Out Endpoints



If the DMA is used to load Endpoint memory for In endpoints, the DMA channel must be programmed with the length set to less than or equal to the maximum packet size. If the maximum packet size is not 64-bit aligned, the DMA writes the last entry of data into the Transmit FIFO using the appropriate byte enables. Similarly, when loading a short packet, the DMA descriptor must be programmed with the length of the short packet. If the short packet size is not 64-bit aligned, the DMA loads the final entry of data using byte enables. The byte enables are handled automatically by the DMA and no additional user action is required other than setting the transfer length in the descriptor.

If the maximum packet size for an In endpoint is 32-bit aligned and the XScale[®] core is used to load the Transmit FIFO, all data must be loaded using word writes. If the maximum packet size for an In endpoint is not 32-bit aligned and the XScale[®] core is used to load the Transmit FIFO, all data except for the last entry in the FIFO must be loaded using word writes. The last entry of the Transmit FIFO can be loaded using byte enables by having the processor request the correct number of bytes on the last access.

Since the processor core cannot issue writes of size three bytes, adjust the size of the last Data Register 0 Write via setting IPA bit (in packet adjust) for byte counts equal to 4n+3, where n = 0,1,...,15 (3, 7,..., 63). Software should write the final word as a full 4-byte transfer instead of the impossible 3-byte access (the MSB can hold any data.). Then software writes the IPA bit along with IPR (to signal the end of the packet), which results in adjusting the internal count for number of bytes

to transfer over the USB bus as if the last PIO transfer was three bytes instead of four bytes. If the number of bytes loaded through PIO was not four, the resulting byte total to be transferred will be corrupted, resulting in incorrect size data being transferred. IPA should be set only when IPR is set, and be cleared at the same time as IPR when the packet is transferred over the USB bus or the packet is flushed.

Figure 27 shows the loading of FIFO memory space by writing the Endpoint Data register for an In endpoint with a 32-bit aligned packet size of 16 bytes. Figure 26 shows the loading of FIFO memory space by writing the Endpoint Data register for an In endpoint with a non-32-bit aligned packet size of 17 bytes. Here, once the final byte is written no additional Write is required or allowed, despite that the final unused bytes of the 64-bit FIFO word are not written by the processor.

Figure 26: Data Ordering and FIFO Organization for In Endpoints- 32-Bit Aligned



Figure 27: Data Ordering and FIFO Organization for In Endpoints- NON-32-Bit Aligned



The Endpoint memory is little endian with the first byte of data received from the USB being stored in Byte 0 (bits 7 - 0). Figure 28 shows an example of how the data received on the USB is organized in the Endpoint memory. In this example, 25 bytes of data is received, the Receive data is not 64-bit aligned, and seven bytes of the data in the last register are left as unknown.



Figure 28: Data Ordering in Endpoint Memory



2.7.3.5 Access via DMA

The U2DC internal DMA can be used to load and unload the Endpoint memory. When the DMA is used to load or unload a particular Endpoint memory, the DMA and the Endpoint Control and Configuration registers must be set to the correct values to ensure proper operation. The Endpoint Control registers must have the DMA enable (DME) bit set to 1 to enable the DMA request for the endpoint. When the U2DC and DMA are set for DMA loading and unloading of Endpoint memory, it is possible for the U2DC to remain operational without requiring the generation of any interrupts to the core for endpoints. Endpoint 0 operates differently and does require generation of interrupts to the core because it communicates control and setup information, which must be handshaked with software.

When an Out endpoint that has DME set to 1 receives a maximum size packet or a short packet (except a zero size packet) from the USB Host controller, the U2DC asserts a DMA request for that endpoint. The DMA receives the request and responds to the request by unloading the data from the Endpoint buffer. When the DMA has responded to the request, the U2DC negates the DMA request, but re-asserts the request if the DMA burst does not unload the entire packet. The U2DC continues to request DMA service until the Receive FIFO has been emptied of data in any completed packets. When the DMA reads the last entry in the Receive buffer for each packet, the U2DC generates an end-of-packet (EOR) to the DMA controller.

The DMA continues to service the U2DC request until either the end of Descriptor has been reached or the end of packet has been received from the U2DC. If the DMA stops reading data from the Endpoint buffer due to reaching the end of the Descriptor, more data may still be in the Endpoint buffer. In this instance, the DMA must fetch another Descriptor to continue unloading data from the Endpoint buffer. The U2DC does not generate an interrupt to the XScale[®] core if the U2DMA reaches the end of the Descriptor chain and has not unloaded all of the data from the Receive buffer. The U2DMA must be programmed to generate an interrupt when it reaches the end of the Descriptor chain and the core must be programmed to check the Endpoint control/status register to determine if more data is pending.

Multiple packets can not be chained together into a single Descriptor. Each packet completes the DMA access in a Descriptor. For In endpoints, the U2DMACMD[PACKCOMP] bit in the Descriptor must be set along with the last Descriptor in the packet. For Out endpoints, the U2DC initiates an EOR to the U2DMA, which signifies that the end of a packet causes the remainder of the DMA transfer to abort.

If the Short Packet (SP) bit in the Endpoint Control register is set, indicating the packet in the Endpoint buffer is a short packet, the U2DC asserts a DMA request for the endpoint and the DMA receives the request and responds to the request by unloading the data from the Endpoint buffer.

With the final data an EOR is issued to the U2DMA, which signifies the end of the packet, and to end the current DMA access even if the U2DMACMD[LEN] shows the DMA is attempting to transfer more data. The SP bit is cleared automatically when the PC is cleared.

For zero-packets, if the Short Packet (SP) bit in the Endpoint Control register is set, indicating the packet in the Endpoint buffer is a short packet and also no data was received with the packet (a zero-size packet), the U2DC does not assert a DMA request for the endpoint, but only generates an interrupt to the XScale[®] core, if the interrupt is enabled, indicating that a short packet was received

The U2DC asserts a DMA request for an In endpoint when DME is set to 1 and there is enough space in the FIFO memory to store the amount of data specified in the DMA Descriptor length field. This ensures that there is always room in the FIFO memory to store the amount of data which the DMA tries to transfer, so the DMA does not overrun the FIFO memory. The DMA receives the request and responds to the request by loading data into the Endpoint memory using a series of 32-byte bursts. Only a single request is required to transfer all the data specified in the length field of the DMA descriptor, a request for each 32-byte burst is not required since the bursts are controlled automatically by the U2DMA. When the DMA has responded to the request, the U2DC negates the DMA request. Over the course of several DMA transfers, the DMA must load either a maximum size packet or load a short packet, and have its packet complete (U2DMACMD[PACKCOMP]) bit in the DMA descriptor set on the final transfer to enable the packet for transmission. For more information on setting the DMA channel registers and the DMA descriptors, refer to Section 2.7.2.

2.7.3.6 USB Configurations and Interfaces

Figure 29 shows the configurations, interfaces, and alternate interface settings that are available in the U2DC. Configuration 0 has a fixed FIFO memory space allocation of 128 bytes used for Endpoint 0 and is the only configuration available on the USB until the U2DC has been enumerated by the USB host controller. The Endpoint memory allocations for configurations 1-15 are programmable.



Figure 29: Configurations, Interfaces and Alternate Interface Settings for U2DC

NOTE: At any given time, only *one* configuration, and only one alternate setting per interface may be active. Interfaces within a configuration are all always simultaneously active with *one* and only one of their alternate settings.



Figure 30 shows an example of two configurations (0 and 1) with Configuration 1 having two interfaces and a total of five alternate interface settings. Each alternate interface setting is assigned a unique set of physical endpoints from Endpoints. Each programmable Endpoint can be assigned *one* configuration, interface, and alternate interface setting at a time. These endpoints can be assigned any USB endpoint number, type, direction, and maximum packet size with the total allocated FIFO memory space for each active configurations that are not ever selected, or combinations of alternate interfaces which are never active at the same time are not checked for FIFO memory space, and do not cause any type of error if they were to exceed the maximum number of bytes.

Figure 30: Example of Two U2DC Configurations



2.7.3.7 USB Configuration and Interface Changes

When the USB host controller executes a Set_configuration or Set_interface command, and if the Configuration Change Interrupt (IECC) is enabled, an interrupt is generated (IRCC bit in the U2DISR) to notify users of the change. If the interrupt is not enabled, poll the Configuration Change (CC) bit in the U2DCR. Perform the following steps to service the configuration change:

- Read the ACN, AIN, and AAISN fields in the U2DCR register to determine the new configuration or interface changes requested by the USB host. Save these value for later comparison.
- 2. Stop the DMA channels for any endpoints that are going to affected.
- 3. Unload any data still in the Endpoint memory that software needs for any affected endpoints -- if the Endpoint memory is reallocated later in these steps, it is possible that user access may be lost to data currently in the Endpoint memory.

Note

All endpoints are affected by a Set_configuration command; however, for a Set_Interface command some of the existing endpoints may not be affected and care must be taken to keep their Endpoint memory intact. If memory endpoint re-allocation is required, the software should set up the endpoint buffer sizes in the U2DCRx registers so that the Endpoint memory of the unaffected endpoints is re-allocated to the the exact same location as before. This setup and re-allocation may not always be possible, but the chances are increased with prior planning of the potential configurations.

4. Reconfigure the U2DC endpoint and DMA registers to match the new configuration received from the USB Host. This reconfiguration includes programming the U2DC Endpoint Information Registers (U2DENx), U2DCSRx, U2DCRx, and DMA channel registers. At a minimum, clear the EE bit in the U2DCRx registers for any endpoints that are no longer valid for the current interface or configuration settings. Do not set the DMA Run bit until after the configuration change is complete.

- 5. The Endpoint memory must be re-allocated if the buffer size (BS) field in any of the U2DCRx registers was changed. This re-allocation is done by setting the SMAC bit to 1 and should be completed after all of the register changes have been made as the last step prior to completing the configuration change.
- 6. After setting the SMAC bit to 1, read the U2DCR register and ensure that the UDE bit is still 1 and that the EMCE bit is 0. In addition, check that the ACN, AIN, and AAISN fields match the field values read in Step #1 above.
 - If any of the ACN, AIN, or AAISN fields do not match the values read in Step #1, the USB Host has sent another Set_configuration or Set_interface command before the current one was completed. Use these current ACN, AIN, and AAISN values and return to Step #1 and repeat the steps to update the endpoint settings.
- 7. To complete the configuration change, the Config Change Interrupt bit (IRCC) must be cleared in the U2DISR register. Clear the Configuration Change bit (CC) bit in the U2DCR register if polling is being used instead of interrupts. Once this is done, the USB Interface responds to the USB Host Get Status command with an ACK instead of a NAK.
- 8. Finally, the U2DCR register must be read one more time and the ACN, AIN, and AAISN fields must be compared again to ensure they match the values read in Step #6.
 - There is a small window between Steps #6 and #7 where another Set_configuration or Set_interface command could arrive from the USB host change before the first configuration change is complete. Minimize as much as possible the delay between comparing the ACN, AIN, and AAISN values in step #6 and clearing the IRCC bit (or the CC bit if polling is used) in Step #7.
 - If any of the ACN, AIN, or AAISN fields do not match, read the U2DISR register and check if the IRCC bit is set again. If polling is used, check if the CC bit is set in the U2DCR and use it instead for the next comparisons. If the IRCC bit is set, return to Step #1 and repeat the steps to update the endpoint settings. If the IRCC bit is not set, the new Set_configuration or Set_interface command arrived during the small window between steps #6 and #7. The recommended way to recover from this rare situation is to clear the UDE bit in the U2DCR register and all other U2DCRx, U2DCSRx, and DMA registers and set the UDE bit back to 1. This resets the USB Interface and causes the USB Host to see a device disconnect followed by a device connect. The host then re-enumerates the U2DC.
- If using the Configuration Change interrupt (IRCC) instead of polling, Marvell recommends clearing the Configuration Change (CC) bit in the U2DISR once all previous steps are completed successfully. Both bits will be reset when the next Set_configuration or Set_interface command arrives from the USB host.

2.7.3.8 USB Configuration Example

Table 41 shows an example of the memory allocated for endpoints defined by a configuration, interface, and alternate interface setting. In this example, Endpoint A is set to an isochronous Out endpoint, programmed to be Endpoint number 1, with a maximum packet size of 1023 bytes. Endpoint B is programmed to be a bulk Out endpoint, assigned Endpoint number 2, and a maximum packet size of 512 bytes. Endpoint C is programmed to be a bulk In endpoint with Endpoint number 3, and a maximum packet size of 512 bytes. Endpoint D is programmed to be an isochronous In endpoint with an Endpoint number 4, a maximum packet size of 387 bytes. Finally, Endpoint E is programmed to be an interrupt In endpoint with an Endpoint number 5 and a maximum packet size of 16 bytes.

The actual FIFO space allocated includes overhead of eight bytes per packet of storage, which accounts for the 64 bytes difference between the FIFO memory space allocated for data and the total.

Program the total FIFO depth for each endpoint. The U2DC automatically inserts the overhead of the Packet Delimiters between each packet; however, be aware of this inherent overhead when budgeting the memory between endpoints. Allocate twice the max packet size *plus an additional 16*

Copyright © 2009 Marvell



bytes for Packet Delimiters to provide storage for two full packets of data storage. Also any packet that is not 64-bit aligned consumes data space rounded up to the next eight bytes. So, in this example, the 387-byte packet of Endpoint D would be allocated 392 bytes of FIFO memory to store the data, and the extra five bytes would be unused. An additional eight bytes would be needed to store the Packet Delimiter, so the minimum FIFO space allocated for this endpoint would have to be at least 392+8= 400 bytes. This minimum value is required because for In endpoints a full packet must be stored before starting the transfer over the DMA since the packet may be corrupted and the full packet must be received before it is checked for errors and may have to be re-transmitted. For Out endpoints, a full packet must be in local memory before starting the USB transfer so that it can be guaranteed that the full packet is available for transfer.

In this example, space was allocated for exactly two packets, so 800 bytes were allocated; however memory allocation is *not* required to be a multiple of max packet size. It is acceptable to specify any FIFO depth greater than the minimum size for any endpoint. For Endpoint D, if 784 bytes is allocated for the total FIFO depth instead of 800 byes, this FIFO depth would provide buffering for 1.96 packets of data and is an acceptable setting. For In endpoints, it is preferable (but not required) to have at least two packets of buffering in high-speed mode to allow the U2DC to receive one full packet and potentially have additional space to store a second packet. If storage for a second packet is available after completing the first, the U2DC can avoid having to generate a not-yet (NYET) handshake on the USB bus. A NYET handshake would require the host to verify that buffer space is available before the next transfer, causing additional overhead of a ping handshake before the next transfer.

Endpoint	Endpoint Number	Endpoint Type	Endpoint Direction	MPS (Bytes)	FIFO Memory Space Allocated for Data (bytes)	Total Memory Space Allocated (Bytes)
A	1	Isochronous	Out	1023	2048	2064
В	2	Bulk	Out	512	512	520
С	3	Bulk	In	512	1024	1040
D	4	Isochronous	In	387	784	800
E	5	Interrupt	In	16	16	24
TOTAL		4384	4448			

 Table 41:
 Maximum Packet Size Example

NOTE: Memory allocation is determined by settings in the endpoint configuration registers (U2DCRx) and must have compatible settings in the DMA descriptors when referenced by the DMA.

2.7.3.9 Configuring the Endpoints

The programmable endpoints can be configured to respond as any USB Endpoint number: 1 -15, type: isochronous, interrupt or bulk, and direction: In or Out. All programmable endpoints must be configured after enabling the U2DC for USB operation. Configuring a programmable endpoint defines the configuration and interface where the endpoint is active, the USB endpoint number, type and direction, and the maximum packet size and amount of buffering to be used for storing the endpoint data. The U2DC endpoint configuration can be changed after the U2DC has been enabled for USB operation, but only after a Set_configuration or Set_interface command from the USB host is active and before SMAC is set by a user. This operation allows the physical endpoints to be

Copyright © 2009 Marvell

April 6, 2009 Released

reassigned to the current configuration and alternate interface settings to limit the total number of physical endpoints required.

Configuration settings written must conform to the device descriptors reported to the USB host during the last Get_descriptor command. This simply means that the configuration settings for the endpoints should not be changed arbitrarily, but only be updated to assign a mapping between physical channels and the newly selected alternate interface or configuration. After the configuration registers are updated, the DMA must also be set up for DMA enabled endpoints before traffic can begin. This setup does not have to happen before SMAC is set, but Marvell recommends it to prevent a FIFO overflow/underflow from occurring before the DMA is enabled.

Figure 31 is an example configuration setting that could be used for the U2DC. In this example, the U2DC setup is defined as having two configurations: the default Configuration 0 and a userprogrammed Configuration 1. Configuration 1 is defined to have two interfaces (0 and 1) with Interface 0 having two alternate interface settings (0 and 1), and Interface 1 having three alternate interface settings (0, 1, and 2). Each of the alternate interface settings has a set of endpoints that are used to implement that interface. The Endpoint Configuration and Information registers are used to configure each U2DC Endpoint for its use within the configuration.

Figure 31: Example USB Configurations for U2DC



NOTE: At any given time, only *one* configuration, and only *one* alternate setting per interface may be active. Interfaces within a configuration are all always simultaneously active with one and only one of their alternate settings.

Table 42 lists each of the USB physical endpoints and the U2DC programmable endpoint assigned to implement it, as well as the U2DC programmable endpoints that are not yet bound to physical endpoints in the default (alternate interfaces = 0) setup. This example offers only one possible mapping; other mappings are equally valid. Each physical U2DC endpoint does not require a unique USB endpoint number (USB Endpoint numbers 1 and 2 have been assigned to two different physical sets of endpoints) as long as duplicated USB endpoints exist in mutually exclusive alternate interface settings. Within each configuration, each USB endpoint number may have one In or one Out endpoint assigned to it. For example, Configuration 1 may have one endpoint assigned to



Endpoint 1 as an In endpoint or one endpoint assigned to Endpoint 1 as an Out endpoint. Having both In and Out endpoints within the same configuration assigned to the same endpoint number is not allowed.

USB	USB					U2DC				
Config Number	lF Number	Alt. IF Setting	EP Number	EP	Config Register	Max Packet Size	FIFO Memory Allocated			
All	All	All	0	0	-	64	128			
1	0	0	1	А	U2DCRA	16	24			
1	0	0	2	в	U2DCRB	128	264			
1	0	1	1	С	U2DCRC	32	40			
1	0	1	2	D	U2DCRD	511	1032			
1	1	0	5	Е	U2DCRE	8	16			
1	1	0	6	F	U2DCRF	512	1032			
1	1	1	7	-	-	16	0			
1	1	1	4	-	-	512	0			
1	1	1	9	-	-	512	0			
1	1	2	8	-	-	32	0			
1	1	2	11	-	-	512	0			
1	1	2	12	-	-	512	0			
-	-	-	-	G	U2DCRG	-	-			

Table 42: U2DC Endpoint Configuration for Example USB Default Configuration



Note

During the current configuration, endpoints not bound to a physical endpoint have no FIFO memory allocated to them since the endpoints are not active. While physical Endpoints C and D are not active because their alternate interface is not selected, they are still allocated FIFO memory since they are enabled and bound to a USB endpoint.

Table 43 shows the Endpoint memory allocation for each set of possible configuration and combination of alternate interface settings. Set vii with Configuration 1, Alternate Interface 1 of Interface 0, and Alternate Interface 2 of Interface 1 allocates the most Endpoint memory space, using a total of 3336 bytes. In this case, all sets of possible configuration/alternate interfaces had less than the total memory allocated, but this is not required. If some sets of combinations of alternate interfaces would result in larger than the memory space being allocated, the only requirement is that those set are never active.

Set	USB				U2DC	U2DC			
	Config Number	Interface Number	Alternate Interface Setting	Endpoint	Active Endpoint	Endpoint Allocated Memory (Bytes)	Total EP Allocated Memory (Bytes)		
i	0	0	0	0	0	128	128		
ii	1	-	-	0	0	128	1464		
	1	0	0	1	A	24			
				2	В	264			
	1	1	0	5	E	16			
				6	F	1032			
iii	1	-	-	0	0	128	2248		
	1	0	1	1	С	40			
				2	D	1032			
	1	1	0	5	Е	16			
				6	F	1032			
iv	1	-	-	0	0	128	2505		
	1	0	0	1	А	24			
				2	В	264			
	1	1	1	7	Е	24			
				4	F	1032			
				9	G	1032			
v	1	-	-	0	0	128	3288		
	1	0	1	1	С	40			
				2	D	1032			
	1	1	1	7	E	24			
				4	F	1032			
				9	G	1032			

Table 43:	Endpoint Memor	y Allocation b	y Configuration
			,



Set	USB				U2DC		
	Config Number	Interface Number	Alternate Interface Setting	Endpoint	Active Endpoint	Endpoint Allocated Memory (Bytes)	Total EP Allocated Memory (Bytes)
vi 1 1 1	1	-	-	0	0	128	2552
	1	0	0	1	А	24	
				2	В	264	
	1 1	1	2	8	E	72	
				11	F	1032	
				12	G	1032	-
vii 1 1 1	1	-	-	0	0	128	3336
	1 0	0	1	1	С	40	
				2	D	1032	
	1 1	1	2	8	E	72	
				11	F	1032	
				12	G	1032	

Table 43: Endpoint Memory Allocation by Configuration (Continued)

The endpoints can be programmed to support USB endpoints throughout the 15 possible configurations, 15 possible interfaces, and 15 possible alternate interface settings. The USB Endpoint Configuration registers can also be programmed and, when finished, must have the SMAC bit set. Then, the U2DC memory allocation is checked for the active configuration and alternate interfaces and if the allocated memory space is valid the U2DC is enabled for USB operation. If the allocated memory space is not valid, an interrupt is generated to the core if the interrupt is enabled, and the U2DC continues to NAK any accesses on endpoints other than Endpoint 0 on the USB bus. No error or stall is signalled to the USB host.

2.7.4 PXA32x processor and PXA30x processor Cable Attach and Detach

The USB host controller provides +5 V on the USB cable to be compliant with the *Universal Serial Bus Specification, Revision 2.0.* Since the processor pins are not 5-V tolerant, the power signal must be gated by an external level-shifting device, and the output routed to a wake-up enabled GPIO pin which will send an interrupt to software. When the GPIO indicates an Attach event, software must enable the U2DC by first setting the Control and Configuration registers, and then setting U2DCR[UDE]. When a Detach event is detected, data is unloaded from Endpoint memory first and U2DC is disabled by clearing U2DCR[UDE].



Note

The software must always clear all Endpoint Enable (EE) bits in the U2DC Endpoint Configuration registers (U2DCRx) whenever UDE is set to 0. The Endpoint Enable bit for each endpoint should be set only to 1 again after setting UDE to 1 and re-programming that endpoint's U2DC Endpoint Information Registers (U2DENx).

2.7.5 Suspend and Resume

The U2DC starts the process of entering the Suspend state when the U2DC detects an idle bus condition for more than 3ms. If the processor does not enter S2/D3/C4 power mode, the state of the U2DC is preserved, and ready for resume detection.

The U2DC can exit Suspend in three ways: Resume initiated by the U2DC, resume initiated by the USB host controller, or USB reset. If the USB host controller has (1) executed the Set_feature command and (2) enabled the device remote wake-up feature of the U2DC, once the U2DC has entered the Suspend state, software can signal a wake-up to the USB host controller by setting the U2DCR U2DC Resume (UDR) bit to 1. The U2DC then forces the PHY to drive a K-state onto the USB for 3 ms without additional software intervention. Additionally, the U2DC clears the UDR bit. The U2DC waits for the Resume signal to be reflected to it by the USB host controller (1) when the Resume state is detected on the USB, if the Resume Interrupt is enabled, and (2) an Interrupt is sent to the core. Software should take the appropriate action to resume activity.

The USB host controller can wake up the U2DC by driving the K-state either by forcing a Resume or USB Reset onto the USB. When the PHY detects this K-state on the USB, it starts the clock to the U2DC and if the Resume Interrupt is enabled, an interrupt is sent to the core. Software should take the appropriate action to enter resumed activity.



Note

The U2DC does not grant the PMU low-power mode request until it has gone to suspend mode. The U2DC DMA relies on a long idle time that is required on the USB bus before Suspend mode is entered, and it does not interact with the low-power mode grant mechanism. As a result, no U2DC DMA transactions should be running when the U2DC is in Suspend mode, and the DMA must be stopped. The software must always clear all Endpoint Enable (EE) bits in the U2DC Endpoint Configuration Registers (U2DCRx) whenever UDE is set to 0. The Endpoint Enable bit for each endpoint should be set to 1 again after the software has set UDE to 1 and re-programmed that endpoint's U2DC Endpoint Information Registers (U2DCNx).

2.7.5.1 Low Power Mode Operation

Refer to the "Clocks Controller and Power Management" chapter in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for more details on power modes. The processor may be awakened from low-power mode via a USB reset, USB resume, OTG event (PXA31x processor only), or generic wakeup event on one of the generic GPIOs.





Note

The U2DC retains internal state during S0/D1/C2 and S0/D2/C2 power mode and does not require programming or enumeration after exiting and returning to S0/D0/C0. However, the FIFO is not state retentive during any low power mode so software must service the data in the FIFO prior to entering low power mode.

2.7.5.1.1 S2/D3/C4 Mode Operation

If the U2DC has entered the Suspend state before the processor is in S2/D3/C4 power mode, the PHY detects the Resume state on the USB and resumes operation while the processor is in S2/D3/C4 mode. If the USB host controller tries to access the U2DC when the processor is in S2/D3/C4 power mode, the PHY detects the Resume state and signals the processor wakeup controller to begin the wakeup sequence. If the U2DC has been disconnected from the USB and the processor is in S2/D3/C4 mode, the PHY detects connection to the USB and signal the processor wakeup controller to begin the wakeup sequence. The U2DC will have lost all state information and software must reload the U2DC Configuration registers and enable the U2DC before the U2DC can be ready for USB operation. Software should expect the host to issue a USB reset and re-enumerate the U2DC.

Always enable all wakeup sources for S2/D3/C4 in S0/D0/C0 prior to any low-power mode entry.

2.7.6 Initialization of U2DC through Software

The following is an ordered list of the steps required to prepare the U2DC for operation.

- 1. System reset (must be asserted for at least 200 microsecond when using a PHY with oscillator and asserted at least 1.9 millisecond when using a PHY with a crystal).
- 2. When using the ULPI interface: (PXA31x processor only).
- 3. Program the U2DC OTG Control Register (U2DOTGCR) (PXA31x Processor Only) with the following values:
 - U2DOTGCR[ULAF] = 1 to select the ULPI alternate function in the padring
 - U2DOTGCR[SMAF] = 0 to de-select the serial mode alternate function in the padring
 - U2DOTGCR[CKAF] = 0 to de-select the serial mode alternate function in the padring
 - U2DOTGCR[UTMID] = 1 to disable the U2DC ULPI interface
- 4. Set the ULE bit in the U2DC OTG Control Register (U2DOTGCR) (PXA31x Processor Only) to enable the ULPI interface. Do this in a separate register Write to the U2DOTCR than the previous writes to ensure that the GPIO pads are configured correctly before the ULPI interface is enabled.
- 5. Enable all rise/fall interrupts in the U2DOTGICR register.
- Wait for one or more OTG interrupts to fire and then determine if the ULPI interface should be configured for device or host operation. For USB OTG host operation, see Section 2.8.2.2; otherwise, complete the following steps for USB OTG device operation:
- 7. Clear the UTMID bit in the U2DOTGCR register to enable the U2DC ULPI interface.
- Write preferred configuration into U2DC Interrupt Control Register (U2DICR), U2DC Interrupt Control Register 2 (U2DICR2) (PXA31x Processor Only) (PXA31x processor only), and U2DC Endpoint Configuration Registers (U2DCRx)
- 9. Program U2DC Control Register (U2DCR) with these following bit values:
 - U2DCR[SMAC] = 1 to perform FIFO memory allocation
 - U2DCR[DRWE] as required for device remote wakeup capability

- U2DCR[UDE] = 1 to enable communication with the USB bus. Initially, only the default configuration with Endpoint 0 can be used because endpoint information registers could not be set while U2DCR[UDE]=0.
- 10. Write required configuration into U2DC Endpoint Information Registers (U2DENx)
- 11. USB traffic may or may not start enumeration on Endpoint 0; this is handled without need for software interaction.
- 12. The USB host may or may not apply the Get Descriptor command to Endpoint 0. This command is routed into the Endpoint 0 space in the FIFO without the need to write the Endpoint 0 information register.
- 13. The USB host may or may not attempt additional Endpoint 0 transactions, which are NAK'd by the U2DC core until the Endpoint 0 FIFO has been read out by the system.
- 14. Write required configuration into U2DC Endpoint Information Registers (U2DENx).
- 15. The U2DC is now initialized, potentially with the Get Configuration command waiting in the FIFO in Endpoint 0 space, which can be checked by viewing the appropriate bits in the U2DCSR0 register.



Note

Endpoint Information registers, which hold the characteristics of the endpoints, cannot be written until the USB device is enabled. But as soon as the device is enabled, transactions can start to occur on the USB. Following this sequence results in reliable startup of operation.







2.7.6.1 **Programming for Low Power Mode Setup**

- The GPIOs must also be programmed with pullup/pulldown, drive strength, sleep control and data, edge type detecting and alternate function. To ensure that the USB_RESET is asserted to the PHY during any power mode, software must set bit 8 (sleep_data) to 0 in the Multi-Function Pin register configured as USB_RESET.
- The appropriate U2DC wakeup sources must be enabled as defined in the Application Subsystem Wake-up from D3 Enable Register (AD3ER), Application Subsystem Wake-Up from D2 to D0 State Enable Register (AD2D0ER), and Application Subsystem Wake-Up from D1 to D0 State Enable Register (AD1D0ER).
- Software should enable the Suspend Interrupt Request bit setting the IESU in the U2DC Interrupt Control Register (U2DICR) to generate an interrupt when the U2DC has been suspended.

Refer to the "Clocks Controller and Power Management" chapter in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for a more complete detailed description on requirements for wakeups.

2.8 PXA31x Processor USB On-The-Go Operation

The PXA31x processor USB device and host controllers can be used to provide A- and B-device On-The-Go (OTG) operation as specified in the *On-The-Go Supplement to the USB 2.0 Specification*¹. The host can operate at low speed (LS) or full speed (FS) while the device can operate at full speed (FS) or high speed (HS). OTG operation requires software intervention to

program registers and monitor interrupts from the off-chip OTG PHY. The interface to the off-chip PHY is the 12-pin ULPI standard as specified in the *UTMI+ Low Pin Interface (ULPI) Specification*¹. All host and device OTG traffic passes through the same ULPI interface to the off-chip ULPI OTG PHY. Support for the OTG features has been added to the U2DC and includes the following:

- Decoding of Set_Feature commands in the U2DC with OTG specific selector values
- Control register bits for controlling the GPIO pad multiplexing between the U2DC and USB host controller (UHC) Port 2 to the off-chip ULPI PHY
- Control, status, and interrupt registers for interfacing to and programming the ULPI registers in off-chip ULPI PHY

2.8.1 OTG Overview

The PXA31x processor OTG system consists of a USB FS/LS host controller (UHC), a USB 2.0 FS/HS device controller (U2DC), a ULPI interface, OTG control and interrupt registers, I/O mux and padring logic to switch between the U2DC and UHC paths, and an off-chip ULPI OTG transceiver (PHY). These each are described below:

Host Controller (UHC) - The UHC is a full host controller with FS/LS capability and two root hub ports. One host port is connected to a dedicated USB 1.1 port while the other is muxed with the U2DC path to create an OTG system. Both ports use the single-ended (serial) protocol.

Device Controller (U2DC) - The U2DC is HS/FS-capable which uses a UTMI interface that is converted to ULPI by the ULPI interface. It can operate as a standalone HS device or be muxed with the UHC path to create an OTG system.

OTG Registers - Located in the U2DC, these registers allow the software to monitor and control the OTG features of the off-chip PHY. The registers can also be used for indirect access of the ULPI registers in the off-chip PHY.

I/O Mux and Padring - Location of the muxing between the UHC and U2DC data paths for the OTG system. The muxing is controlled by alternate function select bits located in the U2DOTGCR register in the U2DC. Since the UHC uses the optional serial mode supported by the ULPI protocol, the PHY must detect ahead of time which interface mode to be in before switching between the UHC and U2DC data paths.

Off-Chip ULPI OTG PHY - Contains the ULPI registers and must support the optional 6-pin serial mode. Implements the OTG features for detecting events such as vbus_valid, session_valid, HNP, SRP, etc. The PHY provides status back to the U2DC OTG registers.

Figure 33 shows a block diagram the USB OTG System.

^{1.} The latest revision of the Universal Serial Bus Specification Revision 2.0 can be accessed via the World Wide Web Internet site at: http://www.usb.org/

^{1.} The latest revision of the UTMI+ Low Pin Interface (ULPI) Specification Revision 1.1 can be accessed via the World Wide Web Internet site at: http://www.ulpi.org/







2.8.2 OTG Configuration

The PXA31x processor can be set up to operate in one of the following OTG conditions:

- OTG device (HS or FS)
- OTG host (FS or LS)

The following sections describe how to configure the PXA31x processor for the each of the OTG situations. In all cases, the software must monitor the OTG interrupts, determine what action to take, and then update the appropriate configuration registers.
Software must enable the following OTG interrupts in the U2DOTGICRTo detect a change in whether a mini-A or mini-B cable is plugged in:

- IFEID and IREID (ID rise and fall interrupt enables)
- IFESE and IRESE (Session_end rise and fall interrupt enables)
- IFESV and IRESV (Session_valid rise and fall interrupt enables)
- IFEVV and IREVV (Vbus_valid rise and fall interrupt enables)

2.8.2.1 OTG Device (HS/FS)

Software follows these steps to configure the PXA31x processor as an OTG device:

- 1. Return the ULPI PHY to synchronous mode if it is not already (see Section 2.8.4.1).
- 2. Ensure the OTG interrupts are enabled in the U2DOTGICR.
- Write the U2DOTGUCR to turn off the DP/DM pulldowns in the ULPI PHY (that is, write a value of 0x030A0000 to this register). Wait for U2DOTGUCR[RUN] == 0.
- 4. Write the U2DOTGCR[UTMID] = 0 to enable the UTMI interface of the U2DC.
- 5. Write the U2DCR[UDE] = 1 to enable the U2DC and then program the U2DC registers for device operation as described in Section 2.7.6.
- 6. Watch for any OTG interrupts that indicate a change in the cable or the arrival of a Set_feature command that enables the U2DC to do HNP.

2.8.2.2 OTG Host (HS/FS)

Software follows these steps to configure the PXA31x processor as an OTG host:

- 1. Return the ULPI PHY to synchronous mode if not already (see Section 2.8.4.1)
 - Write the U2DCR[UDE] = 0 to disable the U2DC.
 - Write the U2DOTGCR[UTMID] = 1 to disable the UTMI interface of the U2DC.
 - Make sure the OTG interrupts including the serial interrupt (ISSI) are enabled in the U2DOTGICR.
- Write the U2DOTGUCR to enable the following bits in the ULPI OTG control register in the PHY. Wait for U2DOTGUCR[RUN] == 0.
 - Bit 1 (DpPulldown) = 1 to enable the 15K Ohm pull-down resistor on D+.
 - Bit 2 (DmPulldown) = 1 to enable the 15K Ohm pull-down resistor on D-.
 - Bit 5 (DrvVbus) = 1 to cause 5V to be driven on Vbus.
- 3. Write the U2DP3CFG fields with the following:
 - P2SS = 0 to configure the internal UHC interface for 6-pin serial mode.
 - P2SS = 1 to configure the internal UHC interface for 3-pin serial mode.
- 4. Write the U2DOTGUCR to enable either 6-pin or 3-pin serial mode in ULPI PHY Interface. control register. Wait for U2DOTGUCR[RUN] == 0.
 - Bit 0 (6-pin FsLsSerialMode) = 1 to set the ULPI PHY to 6-pin serial mode.
 - Bit 1 (3-pin FsLsSerialMode) = 1 to set the ULPI PHY to 3-pin serial mode.
- 5. Write the U2DOTGCR fields with the following values:
 - ULAF = 0 to disable the ULPI padring interface to the internal ULPI interface.
 - SMAF = 1 to enable the ULPI padring interface to the internal UHC port 2 connection.
 - CKAF = 0 to disable the ULPI padring interface to the internal UART carkit connection.
- 6. Enable the UHC Port 2 interface and commence initializing the USB connection.
- Watch for a serial mode interrupt (U2DOTGISR[ISSI]) to indicate a change in Vbus_valid, Session_valid, Session_end for catastrophic events such as overcurrent or a disconnect. To determine the cause of the interrupt, the software returns the PHY to synchronous mode.



2.8.3 Off-Chip ULPI OTG PHY Operation

The PXA31x processor requires the use of an off-chip USB OTG ULPI PHY with the following features:

- ULPI 12-pin interface (8-bit data) capable of OTG for both host and device operation
- 1.8V pin voltage
- Support for Synchronous (ULPI), 3-pin or 6-pin serial, and low-power modes

Control of the off-chip OTG Transceiver is managed by the ULPI interface.

At startup (power-on reset), the PXA31x processor holds the STP output pin high to protect the PHY from interpreting glitches on the data pins as commands or data. Once the power-on reset is complete and the ULPI data pins are stable, the STP pin is driven low when the software writes the ULE (or UDE) bit to 1. This process allows allow communication to begin, and the PHY starts sending RXCMDs.

2.8.4 ULPI Operation Modes

The USB OTG system can operate in more than one mode and relies on the software to detect when to switch and then perform the switch between each mode.

2.8.4.1 Synchronous (ULPI) Mode

Synchronous mode is the default mode of the off-chip ULPI PHY when it powers up. It is the mode that is used when the U2DC is enabled and active and it is also the only mode in which the software can access the ULPI registers in the PHY.

The ULPI PHY continuously sends RXCMDs to the PXA31x processor in this mode. The OTG related contents of these RXCMDs are reflected in the U2DOTGUSR register and can result in interrupts being set in the U2DOTGISR.

Software follows these steps to return to synchronous mode from one of the other modes (serial, low-power, carkit):

- 1. Ensure the U2DOTGCR[UTMID] bit = 1 to disable the UTMI interface from the U2DC.
- 2. Enable the OTG interrupts in the U2DOTGICR.
- 3. Write the U2DOTGCR[RTSM] bit = 1 to signal the ULPI PHY to return to synchronous mode.
- 4. Set the U2DOTGCR with these following values:
 - U2DOTGCR[ULAF] = 1 to select the ULPI alternate function in the padring
 - U2DOTGCR[SMAF] = 0 to de-select the serial mode alternate function in the padring
 - U2DOTGCR[CKAF] = 0 to de-select the Carkit mode alternate function in the padring

One of two scenarios exist while in synchronous mode:

- 1. The U2DC being enabled and active as an OTG device (default).
- 2. The U2DC being disabled.

Note

To enable the U2DC in synchronous mode, the software must set the U2DOTGCR[UTMID] bit to a zero so that the U2DC UTMI interface can control the ULPI interface and set the correct device conditions in the off-chip ULPI PHY.

Software monitors both the normal U2DC interrupts as well as the OTG interrupts when the U2DC is enabled and active. Software ensures the U2DOTGCR[UTMID] bit = 1 to prevent the U2DC from inadvertently configuring the off-chip ULPI PHY when the U2DC is disabled.

If the PXA31x processor is going to a suspend state (D1, D2, etc.), software follows these steps prior to switching to the suspend state:

- 1. Enables all interrupts in the U2DOTGICR
- 2. Enables the USB GPIO wakeups on DAT0, DAT1, and DAT3
- 3. Places the off-chip ULPI PHY into low-power mode as described in Section 2.8.4.3.

2.8.4.2 Serial Mode

Serial mode is used only when the UHC Port 2 is active as an OTG host. The PXA31x processor supports both 3-pin and 6-pin serial modes.

By default, the off-chip ULPI PHY shuts off its 60 MHz clock source to conserve power during Serial mode. In Serial mode, the eight ULPI data pins are re-mapped to accommodate the 6-pin or 3-pin serial interface. The mapping for the 6-pin and 3-pin serial modes is shown below in Table 44 and Table 45, respectively. An interrupt pin is mapped onto one of the ULPI data pins as a way for the PHY to indicate to the link that an unmasked interrupt occurred (host disconnect, vbus_valid, session_end, etc.). These pins can be enabled to generate a wakeup event to the PXA31x processor when it is in a non-D0 state.

Table 44: 6-pin ULPI Serial Mode Pin Mappings

Signal	ULPI	GPIO	PHY Direction	Description
tx_enable	data[0]	GPIO30	IN	Active high transmit enable
tx_dat	data[1]	GPIO31	IN	Transmit differential data on D+/D-
tx_se0	data[2]	GPIO32	IN	Transmit single-ended zero on D+/D-
interrupt	data[3]	GPIO33*	OUT	Active high interrupt indication. Must be asserted whenever any unmasked interrupt occurs.
rx_dp	data[4]	GPIO34*	OUT	Single-ended receive data from D+
rx_dm	data[5]	GPIO35*	OUT	Single-ended receive data from D-
rx_rcv	data[6]	GPIO36*	OUT	Differential receive data from D+/D-
reserved	data[7]	GPIO37	OUT	Reserved. The PHY must drive this pin to low.
*wakeup ca	pable GPIO	pins		·

Table 45: 3-pin ULPI Serial Mode Pin Mappings

Signal	ULPI	GPIO	PHY Direction	Description
tx_enable	data[0]	GPIO30	IN	Active high transmit enable
dat	data[1]	GPIO31*	IN/OUT	Transmit differential data on D+/D- when tx_enable is high Receive differential data from D+/D- when tx_enable is low



Table 45:	3-pin ULPI Serial Mo	ode Pin Mappings	(Continued)
		oao i ili mappingo	(0011111004)

Signal	ULPI	GPIO	PHY Direction	Description
se0	data[2]	GPIO32*	IN/OUT	Transmit single-ended zero on D+/D- when tx_enable is high Receive single-ended zero from D+/D- when tx_enable is low
interrupt	data[3]	GPIO33*	OUT	Active high interrupt indication. Must be asserted whenever any unmasked interrupt occurs.
*wakeup cap	able GPIC) pins		

Software follows these steps to switch to serial mode:

- 1. Return the ULPI PHY to synchronous mode if it is not already in this mode (see Section 2.8.4.1).
- 2. Write the U2DP3CFG[P2SS] to select either 3-pin or 6-pin serial mode.
- 3. Write the U2DOTGICR[ISSI] bit = 1 to enable serial mode interrupts.
- 4. Write the U2DOTGUCR register with the required value to program the PHY to switch to 3-pin or 6-pin Serial mode. Wait for the U2DOTGUCR[RUN] bit = 0.
- 5. Set the U2DOTGCR with these following values:
 - U2DOTGCR[ULAF] = 0 to de-select the ULPI alternate function in the padring
 - U2DOTGCR[SMAF] = 1 to select the serial mode alternate function in the padring
 - U2DOTGCR[CKAF] = 0 to de-select the Carkit mode alternate function in the padring

Software follows the steps to return to Synchronous mode from Serial mode as described in Section 2.8.4.1.

The following scenarios can occur while in Serial mode:

- 1. **The UHC Port 2 detects a disconnect** -- the software enables OTG interrupts in the U2DOTGICR, causes the PXA31x processor to exit Serial mode and return to Synchronous mode, and then wait for a new connect event or change in the OTG interrupts.
- 2. The U2DOTGISR[ISSI] interrupt occurs -- the software enables OTG interrupts in the U2DOTGICR and causes the PXA31x processor to exit Serial mode and return to Synchronous mode. At this point, the PHY starts sending RXCMDs to the PXA31x processor with the current OTG status that is reflected in the U2DOTGUSR and U2DOTGISR. From these, the software can determine the cause of the Serial mode interrupt. Optionally, the software can read the ULPI Interrupt Latch register in the PHY to confirm the cause of the interrupt.
- 3. The PXA31x processor switches to a suspend state (D1, D2, etc.) -- prior to switching to the suspend state, the software completes all UHC Port 2 USB traffic and suspends all devices. Next, the software enables all OTG interrupts in the U2DOTGICR and then exits Serial mode and returns to synchronous mode (a USB connect event could occur during this transition). The software then places the PHY in low-power mode and, if necessary, enables GPIO wakeups on GPIO30, 31, and 33 of the ULPI interface.

2.8.4.3 Low-Power Mode

Low-power mode is used for the off-chip ULPI PHY when it is preferable to conserve power when the USB bus is USB Suspend or disconnected. In this mode, the ULPI PHY can generate a single generic interrupt whenever an unmasked OTG interrupt occurs (vbus_valid, session_end, session_valid, or id change). The software can further reduce the power consumption in this mode by disabling interrupt enables in the off-chip ULPI PHY registers to disable the comparators (for more details about this refer to the reference manual for the particular ULPI PHY being used). By default, the off-chip ULPI PHY shuts off its 60 MHz clock source in Low-power mode. In Low-power mode, the eight ULPI data pins are remapped as shown below in Table 46. This remapping gives a real-time view of the linestate values and an interrupt pin for any unmasked interrupts. These pins can be enabled to generate a wakeup event to the PXA31x processor when it is in a non-D0 state.

Table 46: Low-Power Mode Pin Mappings

Signal	ULPI	GPIO	PHY Direction	Description
linestate(0)	data[0]	GPIO30*	OUT	Combinatorial LineState(0) driven directly by FS analog receiver.
linestate(1)	data[1]	GPIO31*	OUT	Combinatorial LineState(1) driven directly by FS analog receiver.
reserved	data[2]	GPIO32	OUT	Reserved. The PHY must drive this pin to low.
interrupt	data[3]	GPIO33*	OUT	Active high interrupt indication. Must be asserted whenever any unmasked interrupt occurs.
*wakeup capa	able GPIO	pins		·

Software follows these steps to switch to low-power mode:

- 1. Returns the ULPI PHY to synchronous mode if it is not already in this mode (see Section 2.8.4.1).
- 2. Writes the U2DOTGICR[ISSI] bit = 1 to enable low-power mode interrupts.
- 3. Writes the U2DOTGUCR register with the value to set the SuspendM bit in the PHY to zero. Waits for the U2DOTGUCR[RUN] bit to be zero.

Software follows the steps to return to synchronous mode from Low-power mode as described in Section 2.8.4.1.

The PXA31x processor can be in a D0-D4 state while the off-chip ULPI PHY is in low-power mode. If the PXA31x processor is in a non-D0 state, the software first enables the USB wakeups for GPIO30, 31, and 33 before going to that state. If a USB wakeup event occurs, the software must bring the PXA31x processor back to a D0 state, enable the OTG Interrupts in the U2DOTGICR, and cause the ULPI PHY to return to Synchronous mode from Low-power mode as described in Section 2.8.4.1. The software monitors the U2DOTGISR to determine the cause of the interrupt or optionally reads the ULPI Interrupt Latch register in the off-chip ULPI PHY.

The following scenarios can occur if the PXA31x processor is in D0 while the ULPI PHY is in low-power mode:

- The U2DOTGISR[ISSI] interrupt occurs -- the software enables OTG interrupts in the U2DOTGICR and causes the PXA31x processor to exit Serial mode and return to Synchronous mode. At this point, the PHY starts sending RXCMDs to the PXA31x processor with the current OTG status that is reflected in the U2DOTGUSR and U2DOTGISR. From these, software can determine the cause of the low-power mode interrupt. Optionally, the software can read the ULPI Interrupt Latch register in the PHY to confirm the cause of the interrupt.
- The PXA31x processor switches to a Low-power mode (S0/D1/C2, S0/D2/C2, S2/D3/C4, etc.) -- Software enables the USB wakeups for GPIO30, 31, and 33 prior to switching to Low-power mode.



2.8.5 ULPI Power States

The ULPI interface controls the off-chip PHY and controls when it enters and exits Low-power mode. When the USB OTG system is in Device mode, the U2DC automatically determines when to tell the off-chip PHY to enter and exit Low-power mode via the UTMI SuspendM signal (See Section 2.7.5.1). However, when the U2DC is disabled or the USB OTG system is configured as an OTG host, software must program the SuspendM bit in the ULPI Function Control register in the off-chip PHY using the U2DOTGUCR register (see Section 2.8.4.3).

The Table 47 shows the possible modes of the off-chip ULPI PHY depending on the power state of the PXA31x processor.

Power Mode	PXA3xx	ULPI PHY
S0/D0/C0	On	Synchronous (ULPI), CarKit, Serial, or Low-Power
S0/D1/C2, S0/D2/C2	Suspended (drowsy)	Low-Power, Carkit, Serial
S2/D3/C4	Sleep	Low-Power, Carkit, Serial
S3/D4/C4, S3/D4/C4	Deep Sleep, Off	Off

Table 47: Possible Modes of Off-Chip ULPI PHY

Before the processor goes to a D1, D2, or D3 power mode, Marvell recommends that the off-chip ULPI PHY be first be put into Low-power mode (although it can also remain in Carkit or Serial mode). Also, the appropriate GPIO wakeups must be enabled as described in the Serial, Carkit, and Low-power mode sections (see Section 2.8.4).

Software must write the RTSM bit to a 1 in the U2DOTGCR (see Section 2.8.4.3) to bring the off-chip ULPI PHY out of Low-power mode upon returning from a D1 or D2 state to D0.

A system reset is required when coming out of a D3 or D4 state, which causes the ULPI_STP pin to be reset to 1 and which automatically brings the ULPI PHY out of Low-power mode. Communication with the ULPI PHY cannot begin again until the ULE and ULAF bits are written to a 1 in the U2DOTGCR.

2.8.6 OTG Interrupts

When software receives the global U2DC interrupt, it must also access the U2DOTGISR to determine if it was an OTG interrupt and which one caused the interrupt. Where the interrupt was an ISSI interrupt (Serial, Carkit, or Low-power mode interrupt), the software must return the ULPI PHY to synchronous mode before it can either re-read the U2DOTGISR or use the U2DOTGUCR register to access the ULPI Interrupt Latch register in the ULPI PHY and determine the cause. Software must rely upon the wakeup-enabled GPIO pads to generate a wakeup to the PMU If the processor is powered down.

The software can enable and disable both rising and falling OTG interrupts in both the U2DOTGICR as well as the by using the U2DOTGUCR to program the ULPI Interrupt Enable Rising/Falling registers in the off-chip PHY. However, in general, the interrupt enable registers in the ULPI should be left with everything enabled.

If an OTG-related interrupt (change in ID or Vbus_valid) is detected during Suspend, the ULPI PHY signals an interrupt that causes the ISSI bit to be set in the U2DOTGISR register. If detected, the U2DC to ULPI interface is disabled by asserting the UTIMD bit in the U2DOTGCR register. Then the

Copyright © 2009 Marvell

PHY is brought out of Low-power (Suspend) mode by writing the RTSM bit to a 1 in the U2DOTGCR register. This action causes the PHY to restart the clock and send an RXCMD with the state of ID, Vbus_valid, Session_Valid, and Session_End to the ULPI interface. The ULPI interface posts the current RXCMD status to the U2DOTGUSR register, which generates rise/fall interrupts in the U2DOTGISR. The USB Interrupt Latch register in the ULPI PHY can also be read to determine why the interrupt occurred.

2.8.7 U2DC OTG Set_Feature Commands

The U2DC can selectively decode Set_Feature commands with selector values of 3, 4, or 5 to enable the U2DC to be used in OTG and non-OTG modes. If a USB host controller sends a Set_Feature command with a selector value of 3, 4, or 5 to enable OTG features and the OTGEN bit in the U2DOTG Control Register (U2DOTGCR) is set to 1, the U2DC decodes the command, responds with an ACK on the USB, and the corresponding OTG status bit in the U2DOTGCR is set to 1 to indicate the feature has been enabled. If the USB host controller sends an OTG specific Set_Feature command and OTGEN is cleared to 0, the U2DC does not decode the command, responds with a Stall on the USB, and does not set any OTG status bits in the U2DOTGCR. The reset value for OTGEN is 0, so software must set OTGEN to 1 for OTG Set_Feature commands to be decoded. Table 48 lists the OTG features and the U2DOTGCR status bits assigned to each. When OTGEN is set to 1, read the U2DOTGCR at any time to determine if the OTG features have been enabled by the USB host controller.

 Table 48:
 On-The-Go Feature Selectors

Feature Selector	Value	U2DOTGC R Status Bit Name	Description
b_hnp_enable	3	BHNP	B-device enabled for host negotiation protocol
a_hnp_support	4	AHNP	B-device is connected to an A-device port that supports host negotiation protocol
a_alt_hnp_support	5	AALTHNP	B-device is connected to an A-device port that is not capable of host negotiation protocol, but the A-device has an alternate port that is

2.8.8 Host Negotiation Protocol (HNP)

The Host Negotiation Protocol is used to allow dual-role devices to switch back and forth between being a host and device.

The ID pin in the cable determines the default roles of each end when an OTG cable is plugged in. The host end may enable the device to become the host if required by sending a SetFeature command to the device. The software must monitor the status of the SetFeature status bits in the U2DOTGCR as well as the OTG interrupts in the U2DOTGISR to correctly implement the HNP exchange. Refer to the OTG specification for the exact details on the exchange required for HNP.

The default roles of host and device are restored whenever a session ends (Vbus voltage falls below the session threshold). The default host always supplies Vbus regardless of whether it has relinquished its role as host to another device.

2.8.9 Session Request Protocol (SRP)

The OTG supplement allows a host to leave Vbus turned off when the bus is not being used to conserve power. The Session Request Protocol (SRP) allows a device to request that the host supply power on Vbus.

Copyright © 2009 Marvell



A session is defined as the period of time that Vbus is above the session valid threshold of a given device.

As defined in the OTG supplement, there are two methods to signal SRP -- (1) data-line pulsing, and (2) Vbus pulsing. The OTG supplement requires a host to respond to only one of the methods, but a device must use both methods when initiating SRP to insure that the host responds.

When acting as a device, SRP is controlled by software programming the Charge_Vbus bit in the OTG registers inside the off-chip PHY. The Session_valid interrupt is monitored for SRP when acting as a host.

When the PXA31x processor is configured as an OTG host, the software must monitor the ISSI interrupt in the U2DOTGISR to determine if an SRP condition exists. If configured as an OTG device, the software must monitor the OTG interrupts in the U2DOTGISR and use the U2DOTGUCR register to control the ULPI PHY registers to signal the SRP (Vbus and data line pulsing).

2.9 PXA31x Processor Carkit Mode (Transparent UART mode)

The PXA31x processor provides support for USB Carkit mode¹. The USB Carkit mode or transparent UART mode is used to implement an automotive speakerphone, either through a self-contained carkit speakerphone adapter, or through a carkit-enabled car stereo. The PXA31x processor supports the Carkit mode of operation using either a standalone external carkit IC, or using a carkit-enabled ULPI PHY.

Carkit mode support requires the ability to multiplex a UART peripheral interface and an audio codec over the USB D+ and D- signal pins. The PXA31x processor UART peripheral interface can be used for this function. The UART transmit (TXD) and receive (RXD) data pins are multiplexed over the USB D- and D+ pins during Carkit UART signaling mode, respectively. The audio codec is an external component to the PXA31x processor, and its SPKR_L and SPKR_R/MIC analog signals are multiplexed over the USB D- and D+ pins during the Carkit audio modes. (Both mono and stereo audio modes are supported by the carkit standard.)

2.9.1 UART Requirements for Carkit Mode

The UART requirements to support the Carkit UART signaling mode are shown below.

- UART data rate: 9600 baud
- 8 bit format
- No parity
- One stop bit
- Assertion high polarity, i.e., logic 1 = high, logic 0 = low

2.9.2 Carkit Operation using a Standalone Carkit IC

When using a standalone external carkit IC, all of the multiplexing and control of the carkit interface is handled in the carkit interface IC. The carkit IC uses the USB D+ and D- signals (from an external ULPI PHY), the TXD and RXD UART signals from the PXA31x processor, and the SPKR_L and SPKR_R/MIC signals (from an external audio codec) to provide the carkit interface on the USB port.

2.9.3 Carkit Operation using a Carkit-enabled ULPI PHY

When using a carkit-enabled ULPI PHY, the multiplexing and control of the carkit interface between USB/UART signaling modes and the audio modes is controlled by the external ULPI PHY. The PXA31x processor controls the multiplexing between the USB and UART signaling modes based on the Carkit mode status. Table 49 shows this multiplexing required within the PXA31x processor

^{1.} See the CEA Standard CEA-936A, USB Carkit Specification for details of the USB Carkit mode.

when using a carkit-enabled ULPI PHY. Figure 17 is an example of the implementation of carkit support using a carkit-enabled ULPY PHY and the PXA31x processor.

Signal	ULPI	GPIO	PHY Direction	Description
txd	data[0]	GPIO30	IN	UART TXD that is routed to the D- pin
rxd	data[1]	GPIO31*	OUT	UART RXD that is routed from the D+ pin
reserved	data[2]	GPIO32	OUT	Reserved.
interrupt	data[3]	GPIO33*	OUT	Active high interrupt indication. Must be asserted whenever any unmasked interrupt occurs.

Table 49: Carkit Multiplexing with a Carkit-enabled ULPI PHY

In Carkit UART signaling mode, the UART TXD signal from the PXA31x processor is routed to the ULPI PHY using the ULPI_DATA[0] pin, and the UART RXD signal is routed from the ULPI PHY using the ULPI_DATA[1] pin. Also, the carkit interrupt output (INT) from the ULPI PHY is routed to the PXA31x processor using the ULPI_DATA[3] pin. In Carkit UART signaling mode, the ULPI_DATA[3] pin is configured as an interrupt-generating GPIO. Refer to the CEA Standard CEA-936-A, USB Carkit Specification for details of the Carkit signaling modes.

2.9.4 Steps to Enable/Disable Carkit Mode with Carkit-enabled ULPI PHY

Below are the steps required to enter Carkit mode when the PXA31x processor is used with a carkit-enabled ULPI PHY.

- 1. Set the U2DOTGCR with these following values:
 - U2DOTGCR[ULAF] = 1 to select the ULPI alternate function in the padring
 - U2DOTGCR[SMAF] = 0 to de-select the serial mode alternate function in the padring
 - U2DOTGCR[CKAF] = 0 to de-select the Carkit mode alternate function in the padring
 - U2DOTGCR[UTMID] = 1 to disable the UTMI interface from the U2DC
- 2. Write the U2DOTGICR[ISSI] bit to a one to enable Carkit mode interrupts.
- 3. Write the U2DOTGCR[ULE] bit to a one to enable the ULPI interface.
- 4. Write the ULPI interface control register in the PHY to tell the PHY to go to Carkit mode. This is accomplished by writing the value 0x02080400 to the U2DOTGUCR register. Wait for the U2DOTGUCR[RUN] bit to be zero.
- 5. Set the U2DOTGCR with these following values:
 - U2DOTGCR[ULAF] = 0 to de-select the ULPI alternate function in the padring
 - U2DOTGCR[SMAF] = 0 to de-select the serial mode alternate function in the padring
 - U2DOTGCR[CKAF] = 1 to select the Carkit mode alternate function in the padring

Follow the steps for returning to synchronous mode from Carkit mode as described in Section 2.8.4.1.





Note

Carkit mode uses an internal UART in the PXA31x processor without flow control so there is no need to configure the UART for flow control.

2.10 Register Descriptions

The USB host controller controls and communicates all configuration, request/service, and status reporting to the U2DC via the USB. Several registers are available to software to control the U2DC interface to software. A Control register is used to enable the U2DC and monitor USB activity. Control registers are used to enable the various interrupt sources that exist within the U2DC. Status registers are used to indicate the state of the various interrupt sources and the current frame number. Endpoint 0 has one Control/Status register, one Byte Count register, and one register for accessing USB data. Endpoints A - G and Endpoints A - P each have one Control/Status register, one Configuration Control register, one Byte Count register.

2.11 Register Summary

Table 50 shows the registers associated with the U2DC and the memory-mapped addresses used to access them.

Physical Address	Description	Page	Notes
0x5410_0000	U2DC Control Register (U2DCR)	167	
0x5410_0004	U2DC Interrupt Control Register (U2DICR)	174	Endpoints 0, A - G
0x5410_0008	U2DC Interrupt Control Register 2 (U2DICR2) (PXA31x Processor Only)	174	Endpoints H - P
0x5410_0008	Reserved		PXA32x and PXA30x Only
0x5410_000 C	U2DC Interrupt Status Register (U2DISR)	178	Endpoints 0, A - G
0x5410_0010	U2DC Interrupt Status Register 2 (U2DISR2) (PXA31x Processor)	178	Endpoints H - P

Table 50: U2DC Register Addresses

Physical Address	Description	Page	Notes
0x5410_0014	The U2DC Interrupt Status register U2DISR contain bits that are used to generate the U2DC interrupt request. The U2DISR2 register contains interrupt status for Endpoints H - P. Each bit in the U2DC Interrupt Status registers is logically ANDed with its Interrupt Enable and then logically ORed together to produce one signal, which is logically ORed with the U2DMA interrupt and the U2DOTG interrupt to then generate a single interrupt request. Figure 34 shows the U2DC interrupt generation. When the Interrupt Service Routine (ISR) for the U2DC is executed, software must read the U2DC Interrupt Status registers and U2DMA Interrupt register, and U2DOTG Interrupt register to determine why the U2DC interrupt occurred.	182	
0x5410_0018	Reserved		
0x5410_001 C	Reserved		
0x5410_0020	U2DC OTG Control Register (U2DOTGCR) (PXA31x Processor Only)	183	
0x5410_0020	Reserved		PXA32x and PXA30x Only
0x5410_0024	U2DC OTG Interrupt Control/Enable Register (U2DOTGICR) (PXA31x Processor Only)	186	
0x5410_0024	Reserved		PXA32x and PXA30x Only
0x5410_0028	U2DC OTG Interrupt Status Register (U2DOTGISR) (PXA31x Processor Only)	189	
0x5410_0028	Reserved		PXA32x and PXA30x Only
0x5410_002 C	U2DC OTG ULPI Status Register (U2DOTGUSR) (PXA31x Processor Only)	190	
0x5410_002 C	Reserved		PXA32x and PXA30x Only
0x5410_0030	U2DC OTG ULPI Control Register (U2DOTGUCR) (PXA31x Processor Only)	191	
0x5410_0030	Reserved		PXA32x and PXA30x Only
0x5410_0034	U2DC Host Port 3 Control Register (U2DP3CR) (PXA31x Processor Only)	192	
0x5410_0034	Reserved		PXA32x and PXA30x Only

Table 50: U2DC Register Addresses (Continued)



Physical Address	Description	Page	Notes
0x5410_0038 _ 0x5410_00FF	Reserved		
0x5410_0100	U2DC Endpoint 0 Control/Status Register (U2DCSR0)	193	
0x5410_0104	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint A
0x5410_0108	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint B
0x5410_010 C	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint C
0x5410_0110	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint D
0x5410_0114	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint E
0x5410_0118	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint F
0x5410_011C	U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)	198	Endpoint G
0x5410_0120	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint H (PXA31x Only)
0x5410_0120	Reserved		PXA32x and PXA30x Only
0x5410_0124	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint I
0x5410_0124	Reserved		PXA32x and PXA30x Only
0x5410_0128	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint J
0x5410_0128	Reserved		PXA32x and PXA30x Only
0x5410_012 C	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint K
0x5410_012 C	Reserved		PXA32x and PXA30x Only
0x5410_0130	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint L

Copyright © 2009 Marvell

Physical Address	Description	Page	Notes
0x5410_0130	Reserved		PXA32x and PXA30x Only
0x5410_0134	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint M
0x5410_0134	Reserved		PXA32x and PXA30x Only
0x5410_0138	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint N
0x5410_0138	Reserved		PXA32x and PXA30x Only
0x5410_013 C	U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)	198	Endpoint P
0x5410_013 C	Reserved		PXA32x and PXA30x Only
0x5410_0140	Reserved		
_ 0x5410_01FF			
0x5410_0200	U2DC Byte Count register - Endpoint 0	206	
0x5410_0204 - 0x5410_02FF	Reserved		
0x5410_0300	U2DC End Point 0 Data Register (U2DDR0)	207	
0x5410_0304 _ 0x5410_0403	Reserved		
0x5410_0404	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint A
0x5410_0408	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint B
0x5410_040 C	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint C
0x5410_0410	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint D
0x5410_0414	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint E
0x5410_0418	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint F



Physical Address	Description	Page	Notes
0x5410_041 C	U2DC Endpoints A - G Configuration Registers (U2DCRA-G)	208	Endpoint G
0x5410_0420	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint H
0x5410_0420	Reserved		PXA32x and PXA30x Only
0x5410_0424	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint I
0x5410_0424	Reserved		PXA32x and PXA30x Only
0x5410_0428	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint J
0x5410_0428	Reserved		PXA32x and PXA30x Only
0x5410_042 C	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint K
0x5410_042 C	Reserved		PXA32x and PXA30x Only
0x5410_0430	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint L
0x5410_0430	Reserved		PXA32x and PXA30x Only
0x5410_0434	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint M
0x5410_0434	Reserved		PXA32x and PXA30x Only
0x5410_0438	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint N
0x5410_0438	Reserved		PXA32x and PXA30x Only
0x5410_043 C	U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)	208	Endpoint P
0x5410_043 C	Reserved		PXA32x and PXA30x Only
0x5410_0440 _ 0x5410_0500	Reserved		

Physical Address	Description	Page	Notes
0x5410_0504	U2DC Endpoint 0 Information Register (U2DEN0)	209	
0x5410_0508	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint A
0x5410_050 C	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint B
0x5410_0510	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint C
0x5410_0514	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint D
0x5410_0518	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint E
0x5410_051 C	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint F
0x5410_0520	U2DC Endpoint A - G Information Registers (U2DENA - G)	210	Endpoint G
0x5410_0524	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	209	Endpoint H
0x5410_0524	Reserved		PXA32x and PXA30x Only
0x5410_0528	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint I
0x5410_0528	Reserved		PXA32x and PXA30x Only
0x5410_052 C	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint J
0x5410_052 C	Reserved		PXA32x and PXA30x Only
0x5410_0530	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint K
0x5410_0530	Reserved		PXA32x and PXA30x Only
0x5410_0534	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint L
0x5410_0534	Reserved		PXA32x and PXA30x Only
0x5410_0538	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint M
0x5410_0538	Reserved		PXA32x and PXA30x Only
0x5410_053 C	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint N

Table 50:	U2DC Register Add	Iresses (Continued)
-----------	-------------------	---------------------



Physical Address	Description	Page	Notes
0x5410_053 C	Reserved		PXA32x and PXA30x Only
0x5410_0540	U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)	210	Endpoint P
0x5410_0540	Reserved		PXA32x and PXA30x Only
0x5410_0544 _ 0x5410_0FF F	Reserved		

Table 51 summarizes the U2DMA Controller registers.

Table 51: U2DMA Controller Registers

Physical Address	Description	Page	Notes
0x5410_1000	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 0
0x5410_1004	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 1
0x5410_1008	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 2
0x5410_100C	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 3
0x5410_1010	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 4
0x5410_1014	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 5
0x5410_1018	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 6
0x5410_101C	U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)	217	Channel 7
0x5410_1020	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 8
0x5410_1020	Reserved		PXA32x and PXA30x Only
0x5410_1024	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 9
0x5410_1024	Reserved		PXA32x and PXA30x Only
0x5410_1028	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 10

Physical Address	Description	Page	Notes
0x5410_1028	Reserved		PXA32x and PXA30x Only
0x5410_102C	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 11
0x5410_102C	Reserved		PXA32x and PXA30x Only
0x5410_1030	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 12
0x5410_1030	Reserved		PXA32x and PXA30x Only
0x5410_1034	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 13
0x5410_1034	Reserved		PXA32x and PXA30x Only
0x5410_1038	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 14
0x5410_1038	Reserved		PXA32x and PXA30x Only
0x5410_103C	U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)	217	Channel 15
0x5410_103C	Reserved		PXA32x and PXA30x Only
0x5410_1040 - 0x5410_107F	Reserved		
0x5410_1080	U2DMA Control Register (U2DMACR)	212	
0x5410_1084 - 0x5410_10DF	Reserved		
0x5410_10F0	U2DMA Interrupt Register (U2DMAINT)	223	
0x5410_10F4 - 0x5410_11FF	Reserved		
0x5410_1200	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 0
0x5410_1204	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 0
0x5410_1208	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 0
0x5410_120C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 0
0x5410_1210	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 1

Table 51: U2DMA Controller Registers (Continued)



Table 51: U2DMA Controller Registers (Continued)

Physical Address	Description	Page	Notes
0x5410_1214	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 1
0x5410_1218	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 1
0x5410_121C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 1
0x5410_1220	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 2
0x5410_1224	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 2
0x5410_1228	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 2
0x5410_122C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 2
0x5410_1230	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 3
0x5410_1234	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 3
0x5410_1238	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 3
0x5410_123C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 3
0x5410_1240	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 4
0x5410_1244	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 4
0x5410_1248	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 4
0x5410_124C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 4
0x5410_1250	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 5
0x5410_1254	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 5
0x5410_1258	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 5
0x5410_125C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 5
0x5410_1260	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 6
0x5410_1264	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 6

Physical Address	Description	Page	Notes
0x5410_1268	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 6
0x5410_126C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 6
0x5410_1270	U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)	213	Channel 7
0x5410_1274	U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)	214	Channel 7
0x5410_1278	U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)	215	Channel 7
0x5410_127C	U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)	216	Channel 7
0x5410_1280	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 8
0x5410_1280	Reserved		PXA32x and PXA30x Only
0x5410_1284	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 8
0x5410_1284	Reserved		PXA32x and PXA30x Only
0x5410_1288	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 8
0x5410_1288	Reserved		PXA32x and PXA30x Only
0x5410_128C	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 8
0x5410_128C	Reserved		PXA32x and PXA30x Only
0x5410_1290	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 9
0x5410_1290	Reserved		PXA32x and PXA30x Only
0x5410_1294	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 9
0x5410_1294	Reserved		PXA32x and PXA30x Only
0x5410_1298	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 9
0x5410_1298	Reserved		PXA32x and PXA30x Only

Table 51: U2DMA Controller Registers (Continued)



Table 51: U2DMA Controller Registers (Continued)

Physical Address	Description	Page	Notes					
0x5410_129C	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 9					
0x5410_129C	Reserved		PXA32x and PXA30x Only					
0x5410_12A0	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 10					
0x5410_12A0	Reserved		PXA32x and PXA30x Only					
0x5410_12A4	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 10					
0x5410_12A4	Reserved		PXA32x and PXA30x Only					
0x5410_12A8	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 10					
0x5410_12A8	Reserved		PXA32x and PXA30x Only					
0x5410_12AC	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 10					
0x5410_12AC	Reserved		PXA32x and PXA30x Only					
0x5410_12B0	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 11					
0x5410_12B0	Reserved		PXA32x and PXA30x Only					
0x5410_12B4	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 11					
0x5410_12B4	Reserved		PXA32x and PXA30x Only					
0x5410_12B8	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 11					
0x5410_12B8	Reserved		PXA32x and PXA30x Only					
0x5410_12BC	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 11					
0x5410_12BC	Reserved		PXA32x and PXA30x Only					
0x5410_12C0	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 12					
0x5410_12C0	Reserved		PXA32x and PXA30x Only					

Physical Address	Description	Page	Notes
0x5410_12C4	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 12
0x5410_12C4	Reserved		PXA32x and PXA30x Only
0x5410_12C8	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 12
0x5410_12C8	Reserved		PXA32x and PXA30x Only
0x5410_12CC	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 12
0x5410_12CC	Reserved		PXA32x and PXA30x Only
0x5410_12D0	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 13
0x5410_12D0	Reserved		PXA32x and PXA30x Only
0x5410_12D4	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 13
0x5410_12D4	Reserved		PXA32x and PXA30x Only
0x5410_12D8	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 13
0x5410_12D8	Reserved		PXA32x and PXA30x Only
0x5410_12DC	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 13
0x5410_12DC	Reserved		PXA32x and PXA30x Only
0x5410_12E0	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 14
0x5410_12E0	Reserved		PXA32x and PXA30x Only
0x5410_12E4	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 14
0x5410_12E4	Reserved		PXA32x and PXA30x Only
0x5410_12E8	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 14
0x5410_12E8	Reserved		PXA32x and PXA30x Only

Table 51: U2DMA Controller Registers (Continued)



Table 51: U2DMA Controller Registers (Continued)

Physical Address	Description	Page	Notes
0x5410_12EC	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 14
0x5410_12EC	Reserved		PXA32x and PXA30x Only
0x5410_12F0	U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)	213	Channel 15
0x5410_12F0	Reserved		PXA32x and PXA30x Only
0x5410_12F4	U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)	214	Channel 15
0x5410_12F4	Reserved		PXA32x and PXA30x Only
0x5410_12F8	U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)	215	Channel 15
0x5410_12F8	Reserved		PXA32x and PXA30x Only
0x5410_12FC	U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)	216	Channel 15
0x5410_12FC	Reserved		PXA32x and PXA30x Only
0x5410_1300-0 x5410_FFFF	Reserved		

2.11.1 U2DC Control Register (U2DCR)

The register organization and individual bit definitions are shown in Table 52.

Table 5	2:	U2	2D(CR	Bit	De	fin	itic	ons																								
	Ph 0x	ys 54	ica 10_	I A _00	d d 0 0	res	S			U2DCR														U2DC									
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	7 6	5		4	3	2	1	0
	NDC	HS	вто	•	SPEOREN	FS	тс		Reserved	UCLKOVR	ABP	ADD	cc	HS	SMAC	DWRE	AC	CN			AI	N				4 A I	SN			EMCE	UDR	UDA	UDE
Reset	0	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0		0	0	0	0	0
		Bi	its		4	۱cc	es	s		Na	me		De	SC	rip	tio	n																
		3	31		R	ead	/Wri	ite		NE	DC		NAK during Config If an endpoint is access by the Host that is currently affected by an active set interface or set configuration, the U2DC will return a NAK response instead of STALL response. During a configuration change, the U2DC will respond to all non-control accesses from the host with Stall, unless the NDC bit is set and then the U2DC will respond with a Nak. During an interface change, the U2DC will respond to all non-control accesses from the host with Stall to all endpoints affected by the interface change, unless the U2DCR[NDC] bit is set and then the U2DC will respond with a Nak. 0 = U2DC returns a STALL response 1 = U2DC returns a NAK response									NAK during Config If an endpoint is access by the Host that is currently affected by an active set interface or set configuration, the U2DC will return a NAK response instead of STALL response. During a configuration change, the U2DC will respond to all non-control accesses from the host with Stall, unless the NDC bit is set and then the U2DC will respond with a Nak. During an interface change, the U2DC will respond to all non-control accesses from the host with Stall to all endpoints affected by the interface change, unless the U2DCR[NDC] bit is set and then the U2DC will respond with a Nak. 0 = U2DC returns a STALL response 1 = U2DC returns a NAK response								ve 3 ol			
		30	:28		R	ead	/Wri	ite		HS	тс		Hig So PH val	gh S ftwa IY c lue	are cloc fror	ed T car k p n 7	ime n va erio 36 t	eout ry t ds, to 8	: Ca :he an :48	libr higl d ca bit f	atio h-sp an i time	n: Dee nci es	ed t eas	ime se tł	ou 1e	it va Hig	lue h Sj	by pe	y ac eed	ldir Tir	ng C neo	to ut	7
		2	27		R	ead	/Wri	ite	SI	PEC	DRE	N	 Short Packet EOR INTR generation Enable Used to control the setting of EORINTR for short packets 0 = U2DMACSRx[EORINTR] is set upon End-of-Receive for all packets, short or otherwise 0 = U2DMACSRx[EORINTR] is only set upon End-of-Receive for short packets NOTE: SPEOREN has no effect on endpoint0. EoR for endpoint0 always results in EORINTR, regardless of packet size. 																				
		26	:24		R	ead	/Wri	ite		FS	тс		Fu So P⊢ val	l I Sp ftwa IY c ue	are cloc fror	d Ti car k p n 1	meo n va erio 6 to	out iry t ds, 18	Cali he and bit	i bra higl d ca tim	tion h-sp an i les	n: Dee nci	ed t eas	ime se tł	ou ne	ıt va Ful	lue I Sp	by ee	y ac ed 1	ddir Fim	ng C eou	to t	7
		2	23			_	_		R	lese	erve	d	Re	serv	/ed																		



Physical Address U2DCR U2DC 0x5410_0000 User Settings Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 HSTC FSTC ACN AIN AAISN SPEOREN UCLKOVR Reserved DWRE SMAC EMCE ADD NDC UDR NDA UDE ВР ပ္ပ ЯH ◄ 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 ? 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Name Description Access **UTM Clock Override** UCLKOVR 22 Read/Write This bit is used to override clock muxing during Synchronous Test Mode (STM). To prevent clock glitches during STM, this bit should be set prior to the enabling of the U2DC (U2DCR[UDE] = 1). This bit should not be setduring normal operation. 0 = do not override clock muxing 1 = override clock muxing with external utm_clk Application Bus Power: ABP 21 Read/Write Determines if the device draws its power from the USB or if the device provides its own power. 0 = Device is Self-powered 1 = Device is Bus powered 20 Read/Write ADD Application Device Disconnect: Causes a soft disconnect of the device which is done by the PHY disabling its D+ pullup. 0 = Device is not soft disconnected 1 = Device is soft disconnected

	Ph 0x	ysi 541	ical 0_0	A d c 0 0 0	re	SS				\ -	U2	DC	R	,															U2	DC	;	
User Settings																																
Bit	31	30	29 2	3 27	26	2	5	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NDC	HS	TC	SPEOREN	F	ST	Ċ		Reserved	UCLKOVR	ABP	ADD	CC	HS	SMAC	DWRE	AC	CN			AI	N			A	AIS	SN		EMCE	UDR	UDA	UDE
Reset	0	0	0 0	0	0	0		0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		Ac	ce	SS	;		Na	me		De	SC	rip	tio	n															
		1	8		R	cle	d			н	S		Ind recorption potential p	ication in the server of the s	lica is be provided in the second sec	that bon E y to gura r mc ion fron he l char option the l char option the l char option the l char option term this to a mat this to a mat option opt	a sind a contract of the second secon	the coordinates of the coordinat	conflict 0 / the alternation of	figuri by t e erna e en u with resp 2DC to a sub SR[(care e is inte hou SR[(cor by U tion HY'	ratic he l hdpc ate i dpool 200 5 will en (ND 0 sec CC)) d fro rrup e ha t ne CC] 1200 tred con tred con rrup e ha t ne cC] 1200 tred con tred tred con tred tred con tred tred con tred tred con tred tred tred tred tred tred tred tred	on c U2I pinte intenint C w all, d w ll report gue monthe gat is a urat C. gh-	or se DC. info rfac info vill r unle ith : spo oint tr uust a s etec nab shal ivel also	et in: This prma espo ess : a Na espo ess : a na s aff a s aff a s aff a s a ff a s a s a s a s a s a s a s a s a s a s	terf s gi atio Vhil tion the at a sect at a s at a at a	ace ves nre le th nre U2 Hov all n ed s, e urec . If y w llow ser this tab	e col s the ggist and s ggist all r DC weve on-c by t ther the the the the tay to tad trad, s bif ope le.	mmaa soft ers - oftwers, lon(R[NII R[NII R[NII r the m a U2E o ha nsfe anco carationeration cce d	and twan to se are durit cont DC] urin rol a nterf U2 cor set DICF nds rs to l the pon. (gniz	has re th upp is rol bit i g ar cce ace DC figu stat [CC hak co cinta left Clea e re ed I	bee port t a s se sse will urati e, o 2] b e th ntin erru aring eque	en he s ion r at ue ipt g est he
													hos 0 = 1 =	st co U2 U2	DC DC	olle Op Op	r ar era era	nd th ting ting	ne l at at	J2D Full Hig	C is Spo h Sp	s ob eec	bera l d	ting	in	hig	h-sp	eed	mo	de.	., .	



	Ph 0x	ys 541	ical A I0_00	d d 0 0	res	5			(U2	DC	R	-,															U2	DC	;	
User Settings																															
Bit	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NDC	HS	TC	SPEOREN	FS	ГС		Reserved	UCLKOVR	ABP	ADD	CC	HS	SMAC	DWRE	AC	CN			AI	N			AA	AIS	N		EMCE	UDR	UDA	UDE
Reset	0	0	0 0	0	0	D	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts	A	CC	ess	5	I	Nar	ne		De	SC	rip	tio	n															
		1				et						Use correction $U2$ services	ed t httrol DC hds dpo dpo by affector by affector cat by affector cat by affector cat by affector cat cat by affector cat cat cat by affector cat cat cat cat cat cat cat cat	(if the context of th	aptroportion sen he (interment to react by the served accepted and the served accepted and the served accepted and the served accepted and the served accepted accepted and the served accepted accepted	ol til ds a Con rrup nor efle B H SN co JSE Il in ed I cor zer ircu e tc tior	a Se figu ot to y is y fol- ect the lost MAC mpl dica o-si umst o acc End a, ar	End End et_couration of the area of the ar	poir confion d, s ndpo activ ntro ne L d. S e re can th . Ch pac cor nt m activ	nt M igui Cha occe ettir pints ve c ller. J2D ee e ang kets nfigue re a	iem ration ssc ssc ssc ssc ssc ssc ssc ssc ssc ss	tion all c	allo r Se terru fter C c c han atio int r s S 2.7 andit the soch	cation cation ipt in auso ges n ar nem MA(7 for ion a S End nron on t erfa	on. iterf s er dat es t the anory Cwh mo if an Set_ lpoin ous o th ce s	Wh acenable a reference be En Itter for nen refir con nt n s In he A	en t e cor led) 22D dpo nate En the nfor ochi figu nem toke	he l mma inin oC to int r e int dpo me mat ronc ratio ory en is	JSE and g in o flu men erfa int (mor ion ous on c allo s rec	B Hc to t 2DC the sh t hory cess) is y on t or cati ceiv	bst he the the fon ed
		1	6		Rea	ad			JW	RE		Wh ena 1 to cor De fea 0 =	vice able o ind ntrol vice ture De US De ho:	the the dica ler -re ha vice B h vice st C	mo US te t sen sen s be e Re ost e Re	te V B H evic he f ds a te_v een emc Co emc rolle	vak lost e_re feat a Cl wak dis ote \ ote \ ote \ ote \	e-up cor emo ure lear eup able Nak oller Wak	p Fe htro bte_ has _fea o fea ed k ke-u	iller wal s be atur atur by th p fe	re: ser keu en c e, [ne l eatu	nds ip fe ena omr DRV nost ure l	a Se atur blec nan /E b nas nas	et_fe e, D d. W d to bit is not bee	eatu DRW /her dis set bee	re o VE s able t to en e	com Stati e U: e the 0 to nab	mai us b SB l e ind led by t	nd to lit is los icat by t he l	o set t e th he JSE	to ne

	Ph 0x	ys 54	ica 10_	I A 00	dd 00	res	S			•	U2	DC	R	,															U2	DC		
User Settings																																
Bit	31	30 цс	29 27	28	27	26 59	25 TC	24	23	22 ~	21	20	19	18	17	16	15 • • •	14	13	12	11	10 N	9	8	7	6	5 N	4	3	2	1	0
	NDC			•	SPEOREN				Reserved	UCLKOVF	ABP	ADD	cc	HS	SMAC	DWRE	AC					IN				413			EMCE	UDR	NDA	UDE
Reset	0	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	١cc	es	5		Na	me		De	SC	rip	tio	n															
		11	.12			Re	ad				ACN Active Configuration Number Indicates the current configuration with which the last selected alternate interface was associated. This is selected by the USB Host controller to be used by the U2DC. The active configuration number set when the USB Host controller issues a Set_configuration command to the U2DC. If the U2DICR[IECC] is set, the U2DC will generate an interrupt to the processor to indicate the Set_configuration or Set_interface command has been completed. Software must set U2DCR[SMAC] to set the Endpoint memory allocation to the new configuration or alternate interface setting. 1 - 15 – Active U2DC Configuration Number selected by the USB Hr controller to be used by the U2DC. The active configuration number set when the USB Host controller issues a SET_CONFIGURATION command to the U2DC. AIN Associated interface number Indicates (respectively) the last selected alternate interface with who															ost ris ost ris N						
													Ind the by 0 - cor nur cor inte	licat las the 15 - ntrol nbe nma erfac	es (US - As ler t r is and ce s	(res elect B H ssoc o be set to th ettin	pec ed ost iate whe whe og is	tive alte cor d U ed t en th J2D0 ass	ely) erna 2D 2D 5y t ne l C, t soc	the ate in oller C Int the U JSB they ciated	last nteri to b erfa J2D0 Hos sho J.	sel face ce u ce l C. T st cc w to	ecte sed Nun he ontro o wh	ed a as a by nber asso oller iich i	Iter sso the sel ociat isso inte	nate ciat U2 ecte ted ues rfac	e int ed. DC. ed by inter a SI e th	erfa Thi fac ET_ e ne	e US s is e US se se INTI w a	vith sele BB H ting ERF terr	wh ecte lost ACI ate	ich ed t E
		7	:4			Re	ad			AAI	SN		Ac Ind inte to I sto ma cor 0 - the inte SE	tive licat pe u red p o nfigu 15 US erfa	e alt ce v usec 	ern the was d by ot a tive ion ctive lost settin	ate inte ass the alte with cor cor r AC	interfactor interfactor interfactor intro intro intro intro intro intro	erf ate 2D(e a ate ore C A Illen be om	ace num ed. T C. O Itern inte tha Iterr r to t er is mar	set ber his nly t ate rfac n or nate be u set u d to	ting with is s the inte es s ne in ne in sec whe	g nu elec last erfa sele nter erfa I by en tl	Imb cted csel ccteo face face the the 2DC	er the by ecte So d by e is Sett U2 JSB	e las the ed a ftwa / the sele ing DC Ho	t se US alter are us ecte Nur . Th st c	elec B F nate mus SB I d. mbe e ac ont	ted a lost e int st ma nost nost er se ctive rolle	alter con erfa ainta if a lect alte r iss	nat troll ce i ain ed l erna	te ller a by ate s a



	Ph 0x	ys 54	ica 10_	I A 00	d d 0 0	ress				U2	DC	R																U2	DC	;	
User Settings																															
Bit	31	30	29	28	27	26 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NDC	HS	σтα	•	SPEOREN	FST	C	Reserved	UCLKOVR	ABP	ADD	U U	HS	SMAC	DWRE	AC	N			AI	N			AA	AIS	N		EMCE	UDR	UDA	UDE
Reset	0	0	0	0	0	0 0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	cce	6 S		Na	me		De	sc	rip	tio	n															
			3		Re	ad/Wr	ite 1 ar		EMCEEndpoint Memory Configuration Error Indicates the endpoint configuration could not be loaded and the FIFO depth sizes indicated for the configuration are in error. When a Set_configuration or Set_interface command is executed, the U2DC checks the endpoint configurations to verify the Endpoint FIFO depth sizes are valid and does not allocate more memory than the available. If the FIFO memory is allocated incorrectly, the U2DC will set EMCE and clear U2DCR[UDE]. EMCE must be cleared before attempting to re-enable the U2DC.NOTE:Software must always clear all Endpoint Enable (EE) bits in the U2DC Endpoint configuration registers (U2DCRx) whenever UDE is cleared to 0. The Endpoint Enable bit for each endpoint should only be set to 1 again after the software has set UDE to 1 and re-programmed that endpoint's U2DC Endpoint Information Registers (U2DENx).0 = No Endpoint memory configuration error 1 = The Endpoint memory configuration has an error and cannot be loadedUDRU2DC Resume: If the USB Host controller has executed the Set_feature command and enable the duise remeter weaks we feature of the UPDC																						
			1			to Se			UI	DA		If translocation of the solution of the soluti	he l d er twa U2 , th BC hin are he l ake- = Ma = Fo	JSE nabl re c 2DC 2DC 2DC 2DC 2DC 2DC 2DC 2DC 2DC 2DC	a Hoc ed t can to p 2DC and Host s, the 3 Hoc feat ain t U21 ive:	use contractions of the point o	cont dev UD orm II ca BC DC cont of t OC s out	roll R v thats _N ller C up roll he sus of	er h ren vher e re e th sigr doe goes con ler h U2[pen susp	as e note mote mot e PI nals es n s ba ente as r DC, d sta peno	exe wa e U2 e w for ot c ck i erin ot c UD	cute ke-l 2DC 2DC drive drive drive g th ena R is	ed th up f : is -up rive as, a e Re Sus e K blec ign	ne S eatu in a ope Re and sun sper sta ore	Set_ Jre Su erat sun will ne s nd. te. e Do d.	fea of tl spe ion. ne s the sign The	ture he L signa en flo alin e UE	con J2D state en aling coat t g or DR b emo	nma C, UDF J on he I n the it is	and forc R is the bus e U	ce e . If SB
			1			reat	I			 DA U2DC Active: Indicates the U2DC is ready for active communication on the USB 2.0 bus. When 0, this bit signifies that the configuration still needs to be loaded before the U2DC can be ready for communications on the USB bus. 0 = U2DC currently inactive on the USB 																					

			2 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																		02	DC	,	
User Settings																								
Bit 31 30 29 28 27 26 25	4 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSTC Z FSTC	1	/ed							AC	CN			AI	N			AA	AIS	N					
NDC SPEOF		Reserv	ABP	ADD	ပ္ပ	НS	SMAC	DWRE													EMCE	UDR	NDA	UDE
Reset 0 0 0 0 0 0 0) ?	? 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits Access		Na	ame		De	sci	ript	tio	n															
0 Read/Writ	9		IDE	 U2DC Enable: Enables and disables the U2DC. UDE is cleared following a reset of th processor, which disables the U2DC, and disables the monitoring of th USB. Any USB Host controller commands or USB reset issued while U is clear are ignored. The Endpoint Configuration registers may be programmed prior to setting UDE to minimize the amount of time the U2DC will NAK accesses after the first Set_configuration command is issued by the USB host. Alternatively the registers may be set up after first Set_configuration command just as it is done for later Set_configuration or SET_INTERFACE commands as shown in the flowchart in Figure 32. When UDE is set, the U2DC is then enabled for USB transmission and reception. Software must always clear all Endpoint Enable (EE) bits in the U2DC Endpoint Configuration Registers (U2DCRx) whenever UDE is cleared 0. The Endpoint Enable bit for each endpoint should only be set to 1 ag after the software has set UDE to 1 and re-programmed that endpoint's U2DC Endpoint Information Registers (U2DENx). When UDE is cleared, the entire U2DC is disabled and reset. If this bit cleared while the U2DC is actively transmitting or receiving data, the U2DC stops immediately and the remaining bits within the Transmit or Receive serial shifter are reset, and all data in the Transmit and Receiv FIFOs is flushed. While UDE is clear, the U2DC Endpoint Configuration registers can be programmed for another configuration, however the U2DC Endpoint Information Registers (U2DENx) are held in reset and cannot be successfully written. If the UDE bit is 0 and the EMCE bit is there was an error while re-allocating the Endpoint memory. When this condition is detected, the hardware automatically clears the UDE bit. T means that the U2DC is in reset and all previous U2DC Endpoint Information Registers (U2DENx) programming including states and enumeration values of the USB Interface are set back to their default values. The USB Host will see a Device Disconnect event and the only												e e DE DE the , to jain s is /e n 1, his /is oint he ses yable								



2.11.2 U2DC Interrupt Control Register (U2DICR)

The U2DC Interrupt Control register (U2DICR) contain read/write Control bits to enable interrupt service requests from data Endpoint 0 - Endpoint G and specific USB events. The U2DICR register contains the interrupt control bits for Endpoints 0, A-G. Setting any Interrupt Enable bit enables the interrupt, while clearing any Interrupt Enable bit disables that interrupt. All of the U2DICR enable bits are cleared on system reset.

Each endpoint has the potential of three interrupt sources, FIFO Error, Packet Complete and Short Packet Complete.



Note

Programming any Interrupt Enable bit to 0 does not affect the current state of the corresponding Interrupt Request bit in the Interrupt Status register or corresponding bit in the Endpoint Control registers; it only blocks future 0 to 1 transitions of the interrupt request, and the future setting of the corresponding interrupt request bit in the Interrupt Status register. However; programming any interrupt enable bit to 0 clears an already set U2DC interrupt signal to the core. See Figure 34 for more detail. This behavior is different from UDC (USB 1.1) interrupt functionality. In the UDC, clearing of interrupt enable does not affect the state of its single Interrupt signal, but in U2DC the interrupt signal is cleared.

When the U2DC is operating in High-speed mode, interrupts for both the SOF and μ SOF are generated. The SOF generation occurs concurrently with every eighth μ SOF when the frame number is updated.



Note

To receive notification of the Endpoint 0 Receive FIFO overflow, software must enable IE0 bit in the U2DICR as the Endpoint 0 control/status register does not contain an overflow indication bit

The register organization and individual bit definitions for U2DICR are shown in Table 53.

	Ph 0x	ys 54	ica 10_	I A _00	dd 04	res	5 S				U2	2DI	CI	R																	U	2D	С		
User Settings															Γ						Τ	I										Τ			1
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	1	7	16	15	14	13	3 12	2 1	1	10	9	8	7	6	5	4	3	2	1	0	
	IECC	IESOF	IEUSOF	IERU	IESU	IERS	IEDPE	Reserved	IE	G		IE	F		11	EE			IE	D			EC	;		IE	В		IE	Α			EO		
Reset	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0		0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	
		Bi	ts		4	Acc	es	S		Na	me		D	es	ri	pt	io	n																	
		3	1		R	ead	/Wr	ite		IE	СС		C 0 0 0	b00 bxx bxx bx1 b1x	gura 0 = 1 = < =	atio N Sh Pa Fl	on o ii hor ack FC	Cha nter t Pa tet () Er	ange rup acke Con ror	e ts e et C nple Inte	ena Con ete erru	ble nple Inte	d ete err en	ln up ab	teri t er led	upt nabl	en ed	able	ed						
		3	0		R	Read/Write IESOF Start of Frame 0b000 = No interrupts enabled 0bx1 = Short Packet Complete Interrupt enabled 0bx1x = Packet Complete Interrupt enabled 0b1xx = FIFO Error Interrupt enabled Read/Write IEUSOF Micro Start of Frame (HS only) 0b000 = No interrupts enabled 0bx1 = Short Packet Complete Interrupt enabled 0bxx1 = Short Packet Complete Interrupt enabled 0bxx1 = Short Packet Complete Interrupt enabled																	-												
		2	9		R	Read/Write IEUSOF Obioin the reading of the readin																		-											
		2	8		R	ead	/Wr	ite		IE	RU		R 0 0 0	esu b00 bxx bx1 bx1	me) = (= (=	N Sł Pa Fl	o ii hor ack FC	nter t Pa tet () Er	rup acke Con ror	ts e et C nple Inte	ena Con ete erru	ble nple Inte	d ete err en	ln up ab	teri t er led	upt nabl	en ed	able	ed						-
		2	.7		R	ead	/Wr	ite		IE	SU		S 0 0 0	b00 bxx bx1 bx1 b1x	end 0 = 1 = < =	N Sł Pa	o ii hor ack FC	nter t Pa cet (rup acke Con ror	ts e et C nple Inte	ena Con ete erru	ble nple Inte	d ete err en	ln up ab	teri t er led	upt nab	en ed	able	ed						-
		2	6		R	ead	/Wr	ite		IE	RS		R 0 0 0	eset b00 bxx bx1 bx1 b1x	:) = (= (=	N Sł Pa	o ii hor ack FC	nter t Pa cet (rup acke Con ror	ts e et C nple Inte	ena Con ete erru	ble nple Inte	d ete err en	ln up ab	teri t er led	upt nabl	en ed	able	ed						-
		2	:5		R	ead	/Wr	ite		IEC	PE		D 0 0 0	ata b00 bxx ² bx1 b1x	Pac 0 = 1 = < =	ke N Sł Pa Fl	et E o ii hor ack FC	rror nter t Pa tet (rup acke Con ror	ts e et C nple	ena Con ete erri	ble nple Inte	d ete err en	ln up ab	teri t er led	upt nabl	en ed	able	ed						-
	-	2	4			_	_		R	les	erve	ed	R	ese	rve	d																			-

Table 53: U2DICR Bit Definitions



	Ph 0x	ys 54′	ica 10_	I A 00	dd 04	res	5 S				U2	DI	CR																U2	200	;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IECC	IESOF	IEUSOF	IERU	IESU	IERS	IEDPE	Reserved	IE	G		IE	F		IE	E		IE	D		IE	С		IE	В		IE	Α		IE	0	
Reset	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	١cc	es	s		Na	me		De	sc	rip	tio	n	-														
		23 20	:21 :18		R	ead ead	/Wr /Wr	ite ite		IE	G F		En Er	dpoi Ob Ob Ob Ob	int C 00C xx1 x1x 1xx jint 00C) = = { = { = { F	No i Shoi Pacl FIFC No i	nter t Pa ket () Er	rup ack Cor ror	ets e et C nple Inte	enat Com ete erru	plec ple nte pt e	l te Ir rrup nab	nter ot ei oled	rupt nab	t en led	able	ed				
														0b 0b 0b	xx1 x1x 1xx	= \$ = F = F	Shoi Pack FIFC	t Pa ket () Er	ack Cor ror	et C nple Inte	om ete erru	ple nte pt e	ed									
		17:	:15		R	ead	/Wr	ite		IE	E		En	dpoi Ob Ob Ob Ob	int E 000 xx1 x1x 1xx	= = { = F = F	No i Shoi Pacl FIFC	nter t Pa ket () Er	rrup ack Cor ror	ets e et C nple Inte	enat Com ete erru	plec ple Inte pt e	able	ed								
		14	:12		R	ead	/Wr	ite		IE	D		En	dpoi Ob Ob Ob Ob	int E 000 xx1 x1x 1xx) = { = { = { = {	No i Shoi Pacł FIFC	nter t Pa ket () Er	rup ack Cor ror	ots e et C nple Inte	enat Com ete erru	plec ple inte pt e	l te Ir rrup nab	nter ot ei oled	rupi nab	t en led	able	ed				
		11	:9		R	ead	/Wr	ite		IE	C		En	dpoi Ob Ob Ob Ob	int C 00C xx1 x1x 1xx) = = { = { = {	No i Shoi Pacł FIFC	nter t Pa ket () Er	rup ack Cor ror	ots e et C nple Inte	enat Com ete erru	plec ple nte pt e	l te Ir rrup nab	nter ot ei oled	rupi nab	t en led	able	ed				
		8	:6		R	ead	/Wr	ite		IE	B		En	dpoi Ob Ob Ob Ob	int E 000 xx1 x1x 1xx	3 = { = { = F = F	No i Shoi Pacl FIFC	nter t Pa ket () Er	rup ack Cor ror	ots e et C nple Inte	enat Com ete erru	plec ple Inte pt e	l te Ir rrup nab	nter ot ei oled	rupt nab	t en led	able	ed				
		5	:3		R	ead	/Wr	ite		IE	Ā		En	dpoi Ob Ob Ob Ob	int A 000 xx1 x1x 1xx) = = \$ = F = F	No i Shoi Pacl FIFC	nter t Pa ket () Er	rup ack Cor ror	ots e et C nple Inte	enat Com ete erru	plec ple Inte pt e	l te Ir rrup nab	nter ot ei oled	rupt nab	t en led	able	ed				
		2	:0		R	ead	/Wr	ite		IE	ĒO		En	dpoi Ob Ob Ob Ob	int C 00C xx1 x1x 1xx) = { = { = { F = {	No i Shoi Pacl FIFC	nter t Pa ket () Er	rup ack Cor ror	ots e et C nple Inte	enat Com ete erru	plec ple inte	l te Ir rrup nab	nter ot ei	rupi nab	t en led	able	ed				

2.11.3 U2DC Interrupt Control Register 2 (U2DICR2) (PXA31x Processor Only)

The U2DC Interrupt Control register (U2DICR2) contain read/write Control bits to enable interrupt service requests from data Endpoint H - Endpoint P. Setting any Interrupt Enable bit enables the interrupt, while clearing any Interrupt Enable bit disables that interrupt. On system reset all of the U2DICR2 enable bits are cleared.

Each Endpoint has the potential of three interrupt sources, FIFO Error, Packet Complete and Short Packet Complete.

	Pł 0x	ys 54	ica 10_	I A 00	d d 0 8	res	5 S				U2	DI	CR	2															U	2D()	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d	1				IE	P		IE	N		IE	M		IE	Ĺ		IE	ĸ		IE	J		IE	I		IE	H	
Reset	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		B	its		-	\c	ces	S		Na	me		D	esc	rip	tio	n															
		31	:24			-	_		F	Res	erve	d	Re	eser	ved																	
		23	:21		R	ead	l/Wr	ite		11	ΞP		Er	ndpo Ob Ob Ob Ob	int F 000 xx1 x1x 1xx) = 1 = 5 = F = F	No ii Shor Pack FIFC	nter t Pa cet () Er	rup acke Con ror	ts e et C nple Inte	nab omj te li rrup	led plet nter pt er	e In rup nab	terr t en led	upt abl	ena ed	ableo	d				
		20	:18		Write IEN Endpoint N 0b000 = No interrupts enabled 0bxx1 = Short Packet Complete Interrupt enabled 0bxx1 = Short Packet Complete Interrupt enabled 0bxx1 = Packet Complete Interrupt enabled 0bxxx = FIFO Error Interrupt enabled Read/Write IEM Endpoint M 0b000 = No interrupts enabled																											
		17	:15		R	ead	l/Wr	ite		IE	ΞM		Er	ndpo Ob Ob Ob Ob	int N 000 xx1 x1x 1xx	/ = S = F = F	No ii Shor Pack FIFC	nter t Pa ket () Er	rup acke Con ror	ts e et C nple Inte	nab omj te li rrup	led olet nter ot er	e In rup nabi	terr t en led	upt abl	ena ed	ableo	d				
		14	:12		R	ead	l/₩r	ite		I	ΞL		Er	ndpo Ob Ob Ob Ob	int L 000 xx1 x1x 1xx) = 1 = S = F = F	No ii Shor Pack	nter t Pa ket () Er	rup acke Con ror	ts e et C nple Inte	nab omj te li rrup	led plet nter pt er	e In rup nab	terr t en led	upt abl	ena ed	ableo	d				
		11	1:9		R	ead	l/Wr	ite		1	ΞK		Er	ndpo Ob Ob Ob Ob	int K 000 xx1 x1x 1xx	(= 1 = 5 = F = F	No ii Shor Pack	nter t Pa ket () Er	rup acke Con ror	ts e et C nple Inte	nab omj te li rrup	led olet nter	e In rup nab	terr t en led	upt abl	ena ed	ableo	b				
		8	:6		R	ead	l/Wr	ite		I	EJ		Er	ndpo Ob Ob Ob Ob	int J 000 xx1 x1x 1xx) = 1 = S = F = F	No ii Shor Pack	nter t Pa cet () Er	rup acke Con ror	ts e et C nple Inte	nab omj te li rrup	led plet nter pt er	e In rup nab	terr t en led	upt abl	ena ed	ableo	d				

Table 54: U2DICR2 Bit Definitions



Table 54: U2DICR2 Bit Definitions (Continued) **Physical Address** U2DICR2 U2DC 0x5410_0008 User Settinas Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved IEP IEN IEM IEL IEK IEJ IEI IEH ? ? Reset ? ? ? ? 0 ? ? Bits Access Description Name Endpoint I 5:3 Read/Write IEI 0b000 = No interrupts enabled 0bxx1 = Short Packet Complete Interrupt enabled 0bx1x = Packet Complete Interrupt enabled 0b1xx = FIFO Error Interrupt enabled Endpoint H 2:0 Read/Write IEH 0b000 = No interrupts enabled 0bxx1 = Short Packet Complete Interrupt enabled 0bx1x = Packet Complete Interrupt enabled 0b1xx = FIFO Error Interrupt enabled

2.11.4 U2DC Interrupt Status Register (U2DISR)

The U2DC Interrupt Status register U2DISR contains bits that are used to generate the U2DC interrupt request. The U2DISR register contains interrupt status for Endpoints 0, A-G.Each bit in the U2DC Interrupt Status registers is logically ANDed with its Interrupt Enable and then logically ORed together to produce one signal, which is logically ORed with the U2DMA interrupt to then generate a single interrupt request. Figure 34 shows the U2DC interrupt generation. When the Interrupt Service Routine (ISR) for the U2DC is executed, it must read the U2DC Interrupt Status register and U2DMA Interrupt register to determine why the U2DC interrupt occurred.

- FIFO Error Interrupt The FIFO Error Interrupt can be generated when a FIFO underrun or overrun occurs. If an endpoint is programmed to be an In endpoint, the FIFO Error Interrupt is generated when a FIFO underrun occurs. A FIFO underrun occurs when the U2DC tries to transmit more bytes of data from the Transmit buffer than what was loaded into the buffer, including when the U2DC tries to transmit data when the Transmit buffer is empty and no zero packet was identified. Properly identified zero packets do not cause a FIFO Error Interrupt. Properly identifying zero packets to the U2DC involve using the DMA Descriptor command register with U2DMACMDx[LEN]=0, and U2DMACMDx[PACK_COMP] set if DMA is enabled, or using the Control register bits U2DCSRx[SP] or U2DCSR0[IPR] for processor accesses. If an endpoint is programmed to be an Out endpoint, the FIFO Error Interrupt is generated when a FIFO overrun occurs. A FIFO overrun occurs when the U2DC tries to load more bytes of data into the Receive buffer than the maximum packet size of the buffer, or if the Receive FIFO does contain enough space for the packet based on the size specified in U2DCRx[MPS]. Since Endpoint 0 is a bidirectional endpoint, a FIFO error can occur on either a FIFO overrun or FIFO underrun condition. Refer to Section 2.7.3 for more information on FIFO error conditions.
- Packet Complete Interrupt The second interrupt for each endpoint is Packet Complete. If an endpoint is configured as an Out endpoint, the Packet Complete Interrupt indicates that an Out packet has been received and is ready to be read. If an endpoint is configured as an In endpoint, the interrupt is generated when an In packet has been successfully transmitted. Since Endpoint 0 is neither an In endpoint nor an Out endpoint, but instead is bi-directional and can move data in either direction, a Packet Complete Interrupt is generated whether a full packet or a

short packet is encountered. The Packet Complete Interrupt is masked by the DME bit in the corresponding Control/Status register such that the interrupt may only occur if DME is enabled.

Short Packet Complete Interrupt — The third interrupt for each endpoint is Short Packet Complete. This interrupt only applies to Out endpoints. If the endpoint is configured as an Out endpoint, the Short Packet Complete Interrupt indicates that an Out packet has been received for the packet currently being accessed by the system, but the amount of data in the transfer did not match the endpoint's max packet size. It is provided as a separate interrupt so that software may mask the normal packet completion, which can be handled directly by the U2DMA, but still be notified of the existence of a short packet, so that the software can take appropriate steps, depending on the endpoint usage. The U2DMA handles short packets automatically by using the EOR methodology (See Figure 23); however, the existence of a short packet may have special meaning to software and special actions maybe required apart from the U2DMA control. When a short packet is encountered for an Out packet, both the Packet Complete Interrupt and the Short Packet Complete Interrupt bits are set. No interrupt is generated if the endpoint is configured as an In endpoint.

Table 55 shows the USB events interrupts, the Enable and Status bits, and the USB event that causes each interrupt to be generated by the U2DC. For the interrupt enables for Reset (IERS), Suspend (IESU), Resume (IERU), SOF (IESOF), μ SOF (IEUSOF - HS) and Configuration Change (IECC) conditions, each bit in the U2DICR is used to enable their respective interrupt request. When the Interrupt Enable bit is set, the interrupt is enabled and is generated when the USB event occurs. When the Interrupt Enable bit is clear, the interrupt is disabled and is not generated. The setting of the Enable bit does not affect the setting of the U2DC and endpoint Status bits. If an event occurs, the Status bit is set, and if the Interrupt Enable bit is set, an interrupt is also generated and the bit in the Interrupt Status register is set.

Interrupt Enable Bit (U2DICR)	Interrupt Status Bit (U2DISR)	USB Condition That Generates Interrupt
IECC	IRCC	Set_configuration or Set_interface command received
IESOF	IRSOF	Start of frame received (FS and HS)
IEUSOF	IRUSOF	Micro Start of Frame received (HS only)
IERU	IRRU	Resume detected
IESU	IRSU	Suspend detected
IERS	IRRS	USB Reset detected

Table 55: USB Events Interrupts

In addition to the endpoint interrupts and the USB event interrupts, a U2DISR[IRDPE] interrupt can also be generated when a data packet error occurs on an ISO endpoint and the U2DICR[IEDPE]enable is asserted. This interrupt is used to identify that one of the endpoints had its control/status register (U2DCSRx) DPE bit asserted. It is provided as an interrupt so that software does not have to poll each endpoint Control Status register to determine if there is an error in the packet before each packet transfer. Instead when the interrupt is triggered, software can poll the U2DCSRx registers. This permits software to only poll these registers on the rare times there is an actual error.



Figure 34: U2DC Interrupt Generation



Every bit in U2DISR is controlled by an enable bit in the U2DC Interrupt Control registers (U2DICR). When the enable bits are clear, they prevent a status bit in the corresponding U2DC Interrupt Status register from generating an interrupt. If the enable bit for a particular status bit is set and an interruptible condition occurs, the interrupt status bit is set and a U2DC interrupt is generated. Software must write a 1 to the bit position to be cleared to clear interrupt status bits. The interrupt request for the U2DC remains active as long as the value of the U2DC Interrupt Status register bits ANDed with the enable bit is non-zero.

Note

Setting any interrupt enable bits does not affect the state of the corresponding interrupt request bit in the Interrupt Status register; it only blocks future 0-to-1 transitions of the interrupt request signal. All Interrupt Request bits in the Interrupt Status registers are read/write and "write 1 to clear."

The register organization and individual bit definitions are shown in Table 56.
	Ph 0x	ysi 541	ica 10_	I A 00	dd 0C	res	S				U2	2DI	SF	र															U2	DC	;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRCC	IRSOF	IRUSOF	IRRU	IRSU	IRRS	IRDPE	reserved	IR	G		IR	F		IR	E		IR	D		IR	С		IR	В		IR	Α		IR	0	
Reset	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bits Access Name Description 31 Read/Write 1 to clear IRCC Configuration Change																														
		3	1		R 1	ead I to	/Wr clea	ite ar		IR	CC		С	onfig	urat	ion	Cha	ange)													
	30 Read/Write 1 to clear IRSOF Start of Frame 29 Read/Write 1 to clear IRUSOF Micro Start of Frame (HS only)																															
	1 to clear Start of Frame 29 Read/Write 1 to clear IRUSOF 28 Read/Write IRRU Resume Resume																															
	29 Read/Write 1 to clear IRUSOF Micro Start of Frame (HS only) 28 Read/Write 1 to clear IRRU Resume																															
		2	7		R 1	ead I to	/Wr clea	ite ar		IR	SU		s	Suspe	end																	
		2	6		R 1	ead I to	/Wr clea	ite ar		IR	RS		R	Reset																		
		2	5:		R 1	ead I to	/Wr clea	ite ar		IRE	PE		D	ata F	Pack	et E	rror															
		2	4			_	_		R	lese	erve	ed	R	eser	ved																	
		23:	:21		R 1	ead I to	/Wr clea	ite ar		IF	G		E	Indpo	oint	G																
		20:	18		R 1	ead I to	/Wr clea	ite ar		IF	٢F		E	Indpo	oint	F																
		17:	:15		R 1	ead I to	/Wr clea	ite ar		IF	ε		E	Indpo	oint	E																
		14:	:12		R 1	ead I to	/Wr clea	ite ar		IF	D		E	Indpo	oint	D																
		11	:9		R 1	ead I to	/Wr clea	ite ar		IF	C		E	Indpo	oint	С																
		8:	:6		R 1	ead I to	/Wr clea	ite ar		IF	RB		E	Indpo	oint	В																
		5:	3		R 1	ead I to	/Wr clea	ite ar		IF	RA		E	Indpo	oint .	A																
		2:	:0		R 1	ead I to	/Wr clea	ite ar		IF	R 0		E	Indpo	oint	0																

Table 56: U2DISR Bit Definitions



2.11.5 U2DC Interrupt Status Register 2 (U2DISR2) (PXA31x Processor)

The U2DC Interrupt Status register U2DISR contain bits that are used to generate the U2DC interrupt request. The U2DISR2 register contains interrupt status for Endpoints H - P. Each bit in the U2DC Interrupt Status registers is logically ANDed with its Interrupt Enable and then logically ORed together to produce one signal, which is logically ORed with the U2DMA interrupt and the U2DOTG interrupt to then generate a single interrupt request. Figure 34 shows the U2DC interrupt generation. When the Interrupt Service Routine (ISR) for the U2DC is executed, software must read the U2DC Interrupt Status registers and U2DMA Interrupt register, and U2DOTG Interrupt register to determine why the U2DC interrupt occurred.

	Ph 0x	iys 54	ica 10_	0 0	d d 1 0	res	S				U2	DI	SR	2															U	2 D C	;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d					IR	Ρ		IR	Ν		IR	М		IR	L		IR	K		IF	J		IR	I		IR	Н	
Reset	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	es	s		Na	me		De	sc	rip	tio	n													1		
		31:24 — Reserved 23:21 Read/Write IRP 1 to alors Endpoint P																														
		23	:21		Ro 1	ead to	/Wr clea	ite ar		IF	٢P		En	dpo	int F	>																
		23:21 Read/Write 1 to clear IRP Endpoint P 20:18 Read/Write 1 to clear IRN Endpoint N																														
		17	:15		Ro 1	ead to	/Wr clea	ite ar		IR	M		Er	ndpo	oint I	М																
		14	:12		Ro 1	ead to	/Wr clea	ite ar		IF	RL		Er	ndpo	oint	L																
		11	:9		Ro 1	ead to	/Wr clea	ite ar		IF	ĸκ		Er	ndpo	oint I	K																
		8	:6		Ro 1	ead to	/Wr clea	ite ar		IF	۶J		En	dpo	int J	I																
		5	:3		Ro 1	ead to	/Wr clea	ite ar		IF	રા		En	dpo	int l																	
		2	:0		Ro 1	ead to	/Wr clea	ite ar		IF	RH		En	dpo	int H	ł																

Table 57: U2DISR2 Bit Definitions

2.11.6 U2DC Frame Number Register (U2DFNR)

The U2DC Frame Number register (U2DFNR), shown in Table 58, holds the 11-bit frame number contained in the last received SOF/ μ SOF (HS) packet, and can be monitored by software when performing isochronous transfers. If the SOF interrupt is enabled, a SOF interrupt is generated when the frame number bits are updated. For high-speed operation, this register holds the 11 bits sent during eight consecutive microforms by the host such that this field is updated at the same rate whether operating in full-speed or high-speed mode.

Physical Address 0x5410_0014 U2DFNR U2 U2 <th></th> <th></th> <th></th>																															
Physical Address 0x5410_0014 U2DFNR U2I er strings 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 3 Reserved FN 31 30 29 28 27 2 6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 3 Reserved FN set ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?				2D(0																										
31	30	29	28	27	26	25	24	23	22	U2DFNR U2DC 1 <td< th=""><th>0</th></td<>		0																			
Re	ese	rve	d																		F١	1									
?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
	Bi	its		4	٩cc	es	S		Na	me		De	sc	rip	tio	n															
	31	:11			_	_		F	Rese	erve	d	Re	ser	ved																	
	10	0:0			Re	ead			F	N		Fra	ame	nur	nbe	r as	soc	iate	d wi	th la	ast r	ece	eive	d SC)F/μ	ιSC) F (HS).		
Physical Address 0x5410_0014 U2DFNR ngs 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 Reserved FN ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?			Physical Address U2DFNR U2DFNR U2DFNR 0x5410_0014 0x1 0x1	Physical Address U2DFNR U2DFNR U2DFNR 1																											

Table 58: U2DFNR Bit Definitions

2.11.7 U2DC OTG Control Register (U2DOTGCR) (PXA31x Processor Only)

This register contains the control bits for the OTG system. These bits interface to the ULPI interface and when a change is detected by the interface, it automatically generates a Write command to the ULPI registers in the PHY.

The register organization and individual bit definitions are shown in Table 59.



Table 59: U2DOTGCR Bit Definitions



	Ph 0x	ysi 541	ica I 0_	I A 002	ddi 20	res	S				U2	DC	т	GCF	R														U2	DC		
User Settings	Physical Address 0x5410_0020 U2DOTGCR U2DC 18 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Image: Control of the state of the s																															
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 N<															2	1	0														
	OTGEN	AALTHNP	AHNP	BHNP	Re	se	rve	d	<u> </u>				1		1	1		1	1			1					СКАF	UTMID	ULAF	SMAF	RTSM	ULE
Reset	0	0 0 0 ?															0	0	0	0	0											
		Bits Access Name Description 30 Read AALTHNP A-device Alternate Host Negotiation Protocol Port Supp The A-device alternate host negotiation protocol port (AALTH																														
	0 0 0 ?															rt: NP) USE ecu eatu or a omm ave a capa t is o	india 3 Ho tes : re is ses and an ble capa	cate st sior l. It i able	⊧sif n is													
		2	9			Re	ead			AH	NP		Α-	devi	ce l	Hos	st Ne	got	iati	on F	roto	000	l Su	ррс	ort:							
			-										Tr A-	ne A- devie	devi ce ⊢	ice INF	host feat	neg ture	jotia has	ation s bee	pro en e	toco nab	ol su led l	ppo by tl	rt (A ne L	AHNI JSB	P) ir Hos	ndica t co	ates ntrol	if th ler.	е	
													Th Se ar	ne Al- et_fea nd the	HNP atur e O1	bit e co rGE	is se omm EN b	et to and it is	1 v an set	when d inc to 1.	the licat	US es t	B H he a	ost a_hr	cont np_s	trolle supp	er ex ort f	ecu eatu	tes a ire is	a s en	able	эd
													Tr de cle 0	etecte earecte = B-(HN = B-(HN	HNP ed. I devi devi devi NP devi	bit t ca ien ice	is se innot the (is co is di	et to be OTG onne	0 v clea EN ecte	when ared I bit i ed to conn	eith usir s se an ecte	ner a ng a et to A-c ed te	a US Cle 0. levio 5 ar	Bre ear_i ce p n A-e	eset feat oort devi	that	urs com doe port	or a man es n thai	ses id. It ot s t sup	sion is a upp opoi	end Ilso ort ts	si t
		2	8				R			BH	NP		B-	devi	ce l	los	st Ne	got	iati	on F	roto	oco	l En	able	ə:							
													Tł B-	ne B- devie	devi ce ⊢	ice INF	host feat	neg ture	jotia has	ation s bee	pro en e	toco nab	ol er led l	able by tl	e (B ne L	HNF JSB	P) in Hos	dica t co	tes i ntrol	f the ler.	;	
													Th Se ar	ne BH et_fea nd the	HNP atur e O1	bit e co rGE	is se omm EN b	et to and it is	1 v an set	when d inc to 1.	the licat	US es t	B H he t	ost o_hr	cont np_e	trolle enab	er ex le fe	ecu atu	tes a re is	a ena	ble	d
													Th de cle 0	etecte earec = B-c Hc = B-c col	HNP ed. I devi devi ost c devi ntro	bit t ca ice ice ice ice ller	is seannot the (HNF trolle	et to be OTG P en er P en	0 v cle EN abl	vhen ared I bit i le fe le fe	eith usir s se atur atur	ier a ng a et to e ha	a US Cle 0. as n as b	B rear_i	eset feat beer	occ ure o n en able	urs com able ed b	or a man ed b y th	ses id. It y th e U	sion is a e U SB I	eno Ilso SB Hos	t is
		27	7 :6			-	_		R	ese	erve	d	Re	eserv	/ed																	

	Ph 0x	ysi 541	ica I 0_	I A 002	ddı 20	res	S				U2	DC	т	GCF	ł														U2	DC		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OTGEN	AALTHNP	AHNP	BHNP	Re	se	rve	d															_				CKAF	UTMID	ULAF	SMAF	RTSM	ULE
Reset	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0
		Bi	ts		4	Aco	ces	S		Na	me		De	esc	rip	tio	n															
		ţ	5		R	ead	l/Wr	ite		Ck	ΆF		Ca ca wr tin 0 : 1 :	elects nnot itten ne. = Dc = En	Mo s the be to a not	de / set a 1 i t er e th	Alter D Mu at th f the nable ie Ca	rnat ix pa ie sa SM e the arkit	e Fi ame IAF e Ca t mo	ior C tim and arkit	arki e as UL/ mo path	Sel t mo the AF t de	ect ode UL oits patl	at th AF a are a	ne U and also	ILPI SM/ writ	pad AF b ten 1	inte its. I to a	erfac It ca 0 at	e. T n or the	his Iy b sar	bit be ne
		2	1		R	Image: Served Image: Served Image: Served Served Image: Served Serve														cau ' reg oled s cor kit m	sing ister whe ofigu ode	r in t enev ired).	the ver as									
		3	3		R	Y Y														e UL F ar ire a	PI p Id C Iso	ad KAI writt	F ten									
		2	2		27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Reserved USE Second S														Hos t cai 0 at	t ⁻ n on the	This Ily b san	bit be ne										
		,	1		Re	ad/ to	Wrif Set	te 1		RT	SM		Re Th lov UL to wr 0 = 1 =	eturr his bi _PI_S Synd iting = De = Ca	t sho wer STP chro a 0 efau	Syr mo out nou to i lt es L	n chr d onl de, d tput t us m t. JLPI	ono y be or C to th ode _ST	e wri arki ie of . Th	Moc itten t mc if-ch is bi o be	le (l afte de. ip Pl t is s	JLP er th Wri HY self	I Mo ting to b clea	ode) f-chi this e as aring to th	ip U bit t sert and ne o	LPI to a ed w d car ff-ch	PHY 1 ca /hich nnot	í is i luse sig be	n se s the nals clea	rial e it to red Y	moo ret by	de, urn





2.11.8 U2DC OTG Interrupt Control/Enable Register (U2DOTGICR) (PXA31x Processor Only)

This register contains the interrupt enable bits for the OTG system. These bits determine whether the Interrupt Status bit is set in the U2DOTGISR for each interrupt from the PHY.

The register organization and individual bit definitions are shown in Table 60.

	Ph 0x	ys 54′	ica 10_	I A 00	dd 24	res	5S				U2	2DC	ото	SIC	R		_				_				_				U2	DC	;	
User Settings		ysical Address U2DOTGI 5410_0024 0024 30 29 28 27 26 25 24 23 22 21 20 19 1 served ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? Bits Access Name Des 31:18 — Reserved Res 17 Read/Write IESF OTG																														
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 7 Reserved The served															11	10	9	8	7	6	5	4	3	2	1	0					
	Re	30 29 28 27 26 25 24 23 22 21 20 19 18 eserved ? <th>Reserved</th> <th>IRELS1</th> <th>IRELS0</th> <th>IREID</th> <th>IRESE</th> <th>IRESV</th> <th>IREVV</th> <th>IRECK</th> <th>Reserved</th> <th>IFELS1</th> <th>IFELS0</th> <th>IFEID</th> <th>IFESE</th> <th>IFESV</th> <th>IFEVV</th> <th>IFECK</th>															Reserved	IRELS1	IRELS0	IREID	IRESE	IRESV	IREVV	IRECK	Reserved	IFELS1	IFELS0	IFEID	IFESE	IFESV	IFEVV	IFECK
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	?	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0
		Bi	ts		1	Acc	es	S		Na	me		De	esc	rip	tio	n															
		31	:18			_			F	Rese	erve	ed	Re	ser	ved																	
		1	7		R	ead	/Wr	rite		IE	SF		OT 0 = 1 =	G S = No = Ge Se	Set F o int ener etFe	Feat erru ate	ure pt (an re c	gene inte	mm erat erruj mar	ted pt w	her her	ecei n the ena	ved e Už ble:	Ena 2DC s it f	able C (de for H	evic HNF	e)r 2	ece	ive	sa		
		1	6		R	ead	/Wr	rite		IE	SI		ОТ 0 = 1 =	G I I No Ge as	nter o int enei serf	rup erru ate	t Er ipt g an duri	n abl gen inte ing l	e erat erru low	ted pt w -po\	vher wer,	n the sei	ə in [.] rial,	terri or (upt : Carl	sigr kit n	nal (node	ulpi es c	_da only	ita[3	8]) is	5

Table 60: U2DOTGICR Bit Definitions

	Ph 0x	ys 54	ic 10	al A _00	Add 024	re	SS				U2	2DC	ото	GIC	R	-,													U2	DC	;	
User Settings																																
Bit	31	30	29	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rv	ed											IESF	IESI	Reserved	IRELS1	IRELS0	IREID	IRESE	IRESV	IREVV	IRECK	Reserved	IFELS1	IFEL SO	IFEID	IFESE	IFESV	IFEVV	IFECK
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	?	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0
		Bi	ts	5		Aco	ces	S	I	١a	me		De	esc	rip	tio	n															
	? ? ? ? ? ? ? ? 0 0 ? 0																															
	Bits Access Name Description 15 — Reserved 14 Read/Write IRELS1 RXCMD Linestate[1] Change Interrupt Rise Enable 0 = No interrupt generated 1 = Generate an interrupt when the Linestate[1] bit in the ULPI RXCMD changes from low to high. 13 Read/Write IRELS0 RXCMD Linestate[0] Change Interrupt Rise Enable 0 = No interrupt generated																															
	15 — Reserved 14 Read/Write IRELS1 RXCMD Linestate[1] Change Interrupt Rise Enable 0 = No interrupt generated 1 = Generate an interrupt when the Linestate[1] bit in the ULPI RXCMD changes from low to high. 13 Read/Write IRELS0 RXCMD Linestate[0] Change Interrupt Rise Enable 0 = No interrupt generated 1 = Generate an interrupt when the Linestate[0] bit in the ULPI RXCMD changes from low to high.															I																
		1	2		R	eac	l/W	rite		IRI	EID		R) 0 = 1 =	(CM = No = Ge ch	D C o int ener ang	TG erru rate jes f	ID (ipt (an	Cha gene inte n lov	nge erat errup w to	e Int ed ot w hig	erru her h.	upt n the	Riso e ID	e Er	n ab d bi	le it in	the	UL	.PI R	XC	MD)
		1	1		R	eac	l/W	rite		RE	SE		R) 0 = 1 =	(CM = No = Ge R)	DO int ener (CN	o TG erru rate 1D c	Ses ipt (an chai	ssio gene inte nge	erat erat errup s fro	nd I ed ot w	her low	rrup n the to h	ot R e Se nigh	i se essi 1.	En onE	able End	bit i	in tl	he U	LPI		
		1	0		R	eac	!/W	rite		RE	SV	,	R) 0 = 1 =	(CM = No = Ge R)	DO int ener (CN	TG erru rate 1D c	Ses ipt (an chai	ssio gene inte nge	erat erat errup s fro	alid ed ot w	Inte her	erru n the to h	i pt I e Se nigh	Rise essi	e Er	n abl /alic	e I bit	in	the l	JLP	I	
		ę	9		R	eac	l/W	rite		RE	VV		R) 0 = 1 =	(CM = No = Ge ch	D C int ener ang	TG erru rate jes f	Vbi ipt (an fron	us V gen inte n Iov	/alic erat errup w to	l Int ed ot w hig	hen hen	upt h the	Ris ƏVb	e Er	nab /ali	l e d bit	in t	he	ULP	'I R)	KCI	MD
		ł	3		R	eac	I/W	rite	I	RE	CK		R) 0 = 1 =	(CM = No = Ge ch	D C o int ener ang	arki erru rate jes f	i t In ipt g an fron	terr gen inte n lov	erat erat errup w to	Ris ed ot w hig	her her	nat	e Ca	arki	tInt	bit i	s th	e l	JLPI	RX	CM	1D
			7			-	_		R	ese	erve	d	Re	ser	ved																	
		(6		R	eac	i/W	rite	I	FE	LS1		R) 0 = 1 =	(CM = No = Ge R) the	DL o int ener (CN e Pl	ines erru rate ID c IY.	state ipt (an chai	e[1] geno inte nge	Ch erat errup s fro	ang ed ot w om	e In her	nter n the n to	r up t e Li Iow	t Fa nes 7. Lir	II E tate nes	nab e[1] tate	le bit i [1] ı	n th maj	ne U ps to	LPI the	e D-	- of



Table 60: U2DOTGICR Bit Definitions (Continued)

	Ph 0x	ys 54	ica 10_	A 00	dd 24	re	ss				U	2[DO	то	SIC	R															U2	DC	;	
User Settings																																		
Bit	31	30	29	28	27	2	6 25	24	2	3 22	2 2	1 2	20	19	18	17	16	15	14	13	3 1:	2 1	1	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d		1										IESF	IESI	Reserved	IRELS1	IRFI SO			IRESE	IRESV	IREVV	IRECK	Reserved	IFELS1	IFEL SO	IFEID	IFESE	IFESV	IFEVV	IFECK
Reset	?	?	?	?	?	?	?	?	?	?	?		?	?	?	0	0	?	0	0	0	C)	0	0	0	?	0	0	0	0	0	0	0
		Bi	ts		4	٩c	ces	S		Ν	am	е		De	sc	rip	tio	n																
		ţ	5		R	ea	d/W	rite		IF	ELS	30		RX 0 = 1 =	CM No Ge R) the	D L o int ene KCN e Pl	ine erru rate /ID (-IY.	stat upt g an chai	e[0] gen inte nge] C lera erru es f	han ateo upt rom	ge I wh hi	In en gh	the to	e Li low	t Fa nes . Lir	ll Er tate nest	n ab [0] ate[le bit ii [0] r	n th nap	e U s to	LPI the	• D+	· of
		2	1		R	ea	d/W	rite		IF	EI	D		RX 0 = 1 =	CM No Ge ch	D C o int ene ang	o TG erru rate jes	ID upt g an fron	Cha gen inte n hi	ang iera erru igh	ge li atec upt to	nte I wh ow	rru Ien 1.	pt l the	Fall e ID	En: OGn	able d bi	e t in	the	ULF	키토	xc	MD	
		(3		R	ea	d/W	rite		IF	ES	E		RX 0 = 1 =	CM No Ge R)	D C int ene	o TG erru rate /ID	Ses upt g an cha	gen inte nge	on l Iera erru es f	Enc atec upt rom	l In I wh n hi	i ter ien igh	rup the to	e So low	all E essi ⁷ .	E nal onE	ble Ind	bit i	n th	ie L	ILPI		
		2	2		R	ea	d/W	rite		IF	ES	V		RX 0 = 1 =	CM No Ge R)	D C o int ene	o TG erru rate /ID	Ses upt g an cha	ssio gen inte nge	on Iera erru es f	Vali ateo upt from	d l i I wh n hi	nte ien igh	rru the to	pt∣ ∋Se low	Fall essi	Ena on∿	able /alid	l bit	in t	he I	JLF	יו	
			1		R	ea	d/W	rite		IF	ΕV	V		RX 0 = 1 =	CM No Ge ch	D C o int ene ang	o TG erru rate jes	Vb upt g an fron	us V gen inte n hi	Val iera erru igh	id I ateo upt to	nte I wh ow	erru en	pt the	Fall Vt	l En	able /alic	e d bit	in t	he l	JLF	'I R	XCN	ИD
		()		R	ea	d/W	rite		IF	EC	K		RX 0 = 1 =	CM No Ge Ch	D C o int ene ang	ark erru rate jes	it In upt g an fron	gen inte n hi	rup iera erru igh	ot F ateo upt to	all I wh ow	En ien	abl the	e e Ca	arki	tInt	bit i	s th	e U	LPI	RX	CM	D

2.11.9 U2DC OTG Interrupt Status Register (U2DOTGISR) (PXA31x Processor Only)

This register contains the interrupt status bits for the OTG system. These bits are set only if the corresponding Interrupt Enable bit is set in the U2DOTGICR.

The ULPI interface provides the OTG interrupts from the off-chip PHY to the U2DOTGISR if they are enabled in the U2DOTGICR. Each bit in the U2DOTG Interrupt Status register is logically ANDed with its Interrupt Enable and then logically ORed together to produce one OTG interrupt signal which is logically ORed with the U2DMA interrupt and the U2DC interrupt to then generate the global U2DC interrupt signal (See Figure 34).

The register organization and individual bit definitions are shown in Table 61.

	Pł 0x	nys (54)	ica 10_	I A 00	dd 28	res	8 S				U2	2DC	т	GIS	R														U2	DC	;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d											ISSF	ISSI	Reserved	IRSLS1	IRSLS0	IRSID	IRSSE	IRSSV	IRSVV	IRSCK	Reserved	IFSLS1	IFSLS0	IFSID	FISSE	IFSSV	IFSVV	IFSCK
Reset	? ? ? ? ? ? ? ? 0 0 ? 0 0 0 0 0 ? 0															0	0	0														
	Bits Access Name Description 31:18 — Reserved 17 Read/Write ISSF																															
		31	:18			-	_		R	lese	erve	d	Re	eser	ved																	
	31:18 — Reserved Reserved 17 Read/Write 1 to Clear ISSF OTG Set Feature command received Status 16 Read/Write 1 to Clear ISSI OTG Interrupt Status 1 = Generate an interrupt when the interrupt signal (ulpi_data[asserted during low-power, serial, or Carkit modes only.																															
	Image: Non-state ISSF OTG Set Feature command received Status 16 Read/Write 1 to Clear ISSI OTG Interrupt Status 1 = Generate an interrupt when the interrupt signal (ulpi_data[: asserted during low-power, serial, or Carkit modes only. 15 — Reserved Reserved															8]) is	5															
		16 Read/Write 1 to Clear ISSI OTG Interrupt Status 1 = Generate an interrupt when the interrupt signal (ulpi_data[: asserted during low-power, serial, or Carkit modes only. 15 — Reserved																														
		1	4		R 1	ead to	l/W Cle	rite ar		IRS	LS	1	R) 1 :	XCM = Lir	D L nest	i net ate	stat [1] r	t e[1] nap] Ri s to	se I the	ntei e D-	of	ot Si the	t atu PH	s Y.							
		1	3		R 1	ead to	l/W Cle	rite ar		IRS	LS)	R) 1 :	XCM = Lir	D L nest	i net ate	stat [0] r	t e[0] nap] Ri s to	se I the	nteı ∋ D⊣	r rup ⊦of	t St the	tatu PH	s IY.							
		1	2		R 1	ead to	l/W Cle	rite ar		IR	SID		R	ХСМ	DO	TG	ID (Cha	nge	Ris	se li	nter	rup	t St	atu	5						
		1	1		R 1	ead to	/W Cle	rite ar		IRS	SSE		R	ХСМ	DO	TG	Ses	ssio	n E	nd I	Rise	e Int	terr	upt	Sta	tus						
		1	0		R 1	ead to	l/W Cle	rite ar		IRS	SV	,	R	ХСМ	DO	TG	Ses	ssio	n V	alid	Ris	se Ir	nter	rup	t Sta	atus	5					
		ę	Э		R 1	ead to	/W Cle	rite ar		IRS	SVV	,	R	ХСМ	DO	ΤG	Vbı	us V	/alic	l Ri	se l	ntei	rrup	ot St	atu	s						
		ł	3		R 1	ead to	/W Cle	rite ar		IRS	SCK	ſ	R	ХСМ	D C	ark	it In	terr	upt	Ris	se Ir	nter	rup	t Sta	atus	5						
		-	7			-	_		R	lese	erve	d	Re	eser	ved																	
		(6		R 1	ead to	/W Cle	rite ar		IFS	LS1		R) 1	XCM = Lir	D L nest	i net ate	sta t [1] r	t e[1] nap] Fa s to	ll In the	e D-	of	t Sta the	atus PH	, Y.							
		į	5		R 1	ead to	l/W Cle	rite ar		IFS	LSO)	R) 1	XCM = Lir	D L nest	i net ate	sta t [0] r	t e[0] nap] Fa s to	ll In the	nteri ∋ D⊣	r up t ⊦ of	t Sta the	atus PH	i Y.							
		4	4		R 1	ead to	l/W Cle	rite ar		IF	SID		R	ХСМ	DO	TG	ID (Cha	nge	e Fa	ll In	terr	upt	Sta	tus							
		;	3		R 1	ead to	l/W Cle	rite ar		IFS	SE		R	ХСМ	DO	TG	Ses	ssio	n E	nd I	Fall	Inte	erru	ipt S	Stat	us						
		2	2		R 1	ead to	l/W Cle	rite ar		IFS	sv		R	ХСМ	DO	ΤG	Ses	ssio	n V	alid	Fal	l In	terr	upt	Sta	tus						

Table 61: U2DOTGISR Bit Definitions

Copyright © 2009 Marvell



Table 61: U2DOTGISR Bit Definitions (Continued)

Table 62: U2DOTGUSR Bit Definitions



2.11.10 U2DC OTG ULPI Status Register (U2DOTGUSR) (PXA31x Processor Only)

This read-only register contains various ULPI related status bits. The register organization and individual bit definitions are shown below in Table 63.

	Physical Address 0x5410_002C U2DOTGUSR U2 U2															DC																
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LPA	S6A	S3A	СКА	Re	Seserved 50 0 0 0 0 0 * ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?															۶۷	^>	ч К									
Reset	0	0	0	0	?	2 ?															0	0	0									
		Bi	ts		A																											
		3	1			? ?																										
		3	0			R	ead			S	6A		UL 1 =	PI S	eria PI I	al M Phy	ode ′is	(6- proę	pin) gran	Act	i ve ed to	o 6-j	oin :	seri	al m	node	,					
		2	9			R	ead			S	3A		UL 1 =	PI S	eria PI I	al M Phy	ode ′is	(3-	pin) gran	Act	i ve ed to	o 3-j	oin :	seri	al m	node	•					
		2	8			R	ead			CI	٨		UL 1 =	PI C	ar I PI I	Kit M Phy	/lod ′is	e A prog	ctiv gran	e nme	ed to	o ca	r kit	mo	de							
		27	7 :7			-			F	Rese	erve	d	Re	serv	/ed																	
		(5			R	ead			L	S1		RX	СМ	D L	ines	tate	15	Statu	IS												
													Val Lin	ue c esta	of th te[1	e Li i] ma	n es aps	t ate to th	[1] k ne D	oit in - of	the the	las PH`	t UL Y.	PI R	XC	MD	rece	ivec	l fro	m th	e Pl	HY.
		Ę	5			R	ead			LS	S0		RX	СМ	D L	ines	tate	0 5	Statu	IS												
													Val Lin	ue c esta	of th te[0	e Li i)] ma	n es aps	tate to th	[0] k ne D	oit in + of	the the	las PH	UL Y.	PIF	XC	MD	rece	ivec	l fro	m th	e Pl	HY.

	Physical Address U2DOTGUSR U2DC rings a														;																	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	0 9	8	7	6	5	4	3	2	1	0
	LPA	S6A	U2DOTGUSRU2D0_002C00														۶۷	^>	сĸ													
Reset	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0
		Bi	ts	3 3 1																												
		4	1			Idress C U2DOTGUSR																										
													Val	ue o	of th	e ID	Gn	d bit	t in	the	last	UL	PI R	XCI	٨D	rece	ived	fror	n th	e PH	łΥ	
		3	$\begin{array}{c c c c c c c c c c c c c c c c c c c $														he F	νΗΥ														
		2	2			C Image: Constraint of the set																										
										-			Val PH	ue o Y	of th	e So	essi	on∖	/ali	d bi	in t	he	last	ULF	PI R	XCN	ID re	ecei	ved	from	the	
			1			Re	ad			٧	'V		OT Val	G V	bus of th	s Va e Vl	lid S bus'	Stati Vali	us db	it in	the	last	t UL	PI R	XC	MD	ece	ived	fror	n th	e PH	łΥ
		(D			Re	ad			C	ĸ		Ca Val	rkit ue d	Inte	erru e Ca	pt S arki	tatu tInt	is bit	in th	ie la	st l	JLP	RX	СМ	D re	ceiv	ed f	rom	the	ΡНΥ	

Table 62: U2DOTGUSR Bit Definitions (Continued)

2.11.11 U2DC OTG ULPI Control Register (U2DOTGUCR) (PXA31x Processor Only)

This register is how software accesses the ULPI PHY registers in the off-chip PHY. Many registers can be accessed as read, write, set (OR'd), and clear (Masked) depending on the address that is accessed as described in the specification. This is not used during "normal" operation, but is instead used for switching between ULPI and serial and other modes.

The register organization and individual bit definitions are shown below in Table 63.

	Ph 0x	ysi 541	ica I 0_	I A 003	d d 3 0	res	S				U2	2DO	ΤG	900	R														U	2D(;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d			RUN	RNW	Reserved		AC	DDF	2				W	DA	ΤA						R	DA.	ТА	_	-			
Reset	?	?	?	?	?	?	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		ŀ	Acc	es	s		Na	me		De	sc	rip	tio	n															
		31	:26			_	_		F	Rese	erve	d	Re	serv	/ed																	
		2	5		Re	ead∕ to≑	Writ Set	e 1		RI	JN		Ru Wr oth bit The	n iting er fi is au e so	this elds utor ftwa	s bit s in 1 natio are s	to a this i cally shou	1 w regis clea	vill s ster arec ooll t	tart can d by this	the not the bit u	Rea be v har	id/V writt dwa is re	/rite en te re w eads	ope o wł /her s 0.	erati nile n the	on. this e ope	The bit is erati	con s set ion is	tent t to a s co	s of a 1.1 mple	the This ete.

Table 63: U2DOTGUCR Bit Definitions



	Ph 0x	ysi 541	ica I 0_	I A 00	dd 30	res	s				U2	DO	ЭТG	SUC	R	-,													U2	2D(;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	sei	rve	d			RUN	RNW	Reserved		AC	DF	2				W	DA	TA						R	DAT	ГА					
Reset	?	?	?	?	?	?	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		1	Acc	es	s		Na	me		De	sc	rip	tio	n															
		2	4		R	ead	/Wr	ite		RN	100		Re Thi 0 = 1 =	ad o s fie Wr Re	or W eld c ite ad	/rite anr	e op lot b	erat e w	t ion ritte	n to	unl	ess	the	RUI	N bit	is z	zero	1				
		23:	22			_	_		F	lese	erve	d	Re	serv	/ed																	
		21:	16		R	ead	/Wr	ite		AD	DR		Ad Thi	dre s fie	ss c eld c	of th cann	e U ot b	LPI e w	PH ritte	Y re n to	gis unl	t er t ess	o b the	e ac RUI	ces V bit	sed is z	l zero	1				
		15	5:8		R	ead	/Wr	ite	,	WD	ATA	1	Th Thi	e da s fie	ata f eld c	or a cann	WI ot b	RITE e w	E cc ritte	omn n to	nano unl	i ess	the	RUI	N bit	is z	zero	1				
		7:	:0			Re	ad			RD.	ATA		Th Thi cor	e da is R mma	ata r EAD and	retu D da is c	rne ta is omp	d fro val	om a id w)	a Rl /her	EAC the	co RU	mm IN b	and it is	zero	o (al	fter	the	REA	٨D		

Table 63: U2DOTGUCR Bit Definitions (Continued)

2.11.12 U2DC Host Port 3 Control Register (U2DP3CR) (PXA31x Processor Only)

The U2DC Host Port 3 Output Control register (U2DP3CR) contains control bits that are used to control the USB_MUX for the Host Controller (UHC) Port 3 and the Serial mode selection for the UHC Port 2 and Port 3.

The register organization and individual bit definitions are shown in Table 64. All reserved bits are read as unknown values and must be written with only a 0. A question mark indicates that the value is unknown at reset.



Table 64: U2DP3CR Bit Definitions

Copyright © 2009 Marvell

	Ph 0x	ysi 541	cal A 0_00	dd 34	re	SS					U2	DP	3C	R	•														U2	DC		
User Settings																																
Bit	31	30	29 28	27	26	5 2	5 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	sei	rved																				P2SS		Reserved	P3SS			Reserved	VPVMBEN	CFG	
Reset	?	?	??	?	?	?	1	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	?	0	0	0	?	0	0	0
		Bi	ts		٩c	ce	SS			Na	me		De	SC	rip	tio	n															
		9:	8	R	ea	d/W	Vrite	e		P2	SS		Ho 0x0 0x1 0x2 0x3	st P) – l – l 2 – f 8 – f	ort JLP JLP Rese Rese	2 S I 6-p I 3-p erve erve	eria bin s bin s d d	l Mc eria eria	ode Il mo Il mo	Sel ode ode	ect											
		7	7			_			R	ese	erve	d	Re	serv	/ed																	
		6:	4	R	ea	d/M	Vrite	e		P3	SS		Ho: 0x1 0x2 0x2 0x4 0x5 0x6 0x7	st P - 6 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7	Fort S-wii Rese S-wii Rese S-wii Rese Rese	3 S re si erve re di erve re C erve re C erve	eria ngle d ffere d EA- d EA-	l Mc entia 201 201	ode ded al m 1 m 1 m	Sel mo ode ode	ect de											
		3	3						R	ese	erve	d	Re	ser	/ed																	
		2	2	R	ea	d/W	Vrite	e	V	P∧V	/IBE	N	Ho: Coi 0 - 1 -	st P ntro Ena Disa	ort I bit able able	3 V for :	p/Vr sing	n B le e	loc i nde	c Er d m	ode	е (ар	plie	s to	CFC	G Ox	:2 a	nd 0	х3 с	only)		
		1:	0	R	ea	d/M	Vrite	e		CF	G		Ho 0x0 0x1 0x2 0x3 VP	st P) – H – F 2 – H 3 – H out	Port Host Pass Host Host and	3 C cor thr cor cor VM	onfi oug ntrol ntrol out	gur Ier F Ier F Ier F Ier F	atio Port ode Port Port ace	on: 3 tra 3 tra 3 tra d by	anso en C anso anso / Tx	ceiv Clier ceiv ceiv _SE	er v nt po er v er v :0 a	vith ort2 vith vith nd T	exte conr exte exte ⁻ x_S	rnal nect rnal rnal E0_	hos ed t dev dev N	st co to Ho vice (vice (ntro ost p cont cont	ller oort3 trolle	} er er w	ith

Table 64: U2DP3CR Bit Definitions (Continued)

2.11.13 U2DC Endpoint 0 Control/Status Register (U2DCSR0)

The U2DC Endpoint 0 Control/Status register, shown in Table 65, contains eight bits that are used to operate Endpoint 0 (control endpoint).

2.11.13.1 Control/Status Register Usage for Out Endpoint 0

The Byte Count register is only used and valid for Out Endpoint 0. It indicates the number of data bytes that need to be unloaded from the buffer for the packet being currently read by the system. As data is read from the FIFO memory, the Byte Count register value is decremented to indicate the number of bytes remaining in the packet. When all of the data has been unloaded from the FIFO

Copyright © 2009 Marvell



memory, the FIFI Service (FS) and Buffer Not Empty/ Buffer Not Full (BNE/BNF) bits in the Control/Status register (U2DCSRx) and the Byte Count (BC) in the U2DC Byte Count Register (U2DBCR0) are cleared to 0 by the U2DC to indicate that the current buffer is empty.

The Control/Status and Byte Count registers provide the status of the Endpoint FIFO. The FIFO Service (FS), PC, and BNE/BNF bits in the U2DC Endpoint 0 Control/Status Register (U2DCSR0) are set to 1 when the FIFO contains a complete data packet. The SP bit is set to 1 if the packet received is smaller than the maximum packet size for the endpoint. The communication of a packet completion and the requirement for software intervention depends on whether DMA access is enabled for an endpoint, and whether the automatic packet-completion control bit is enabled. As the data is read from the first Receive buffer, the value in the U2DC Byte Count Register (U2DBCR0) is decremented and indicates the number of data bytes that still need to be read from the current packet in the FIFO memory. When all of the data in the current packet has been read, the U2DC Byte Count Register (U2DBCR0) and the BNE/BNF bit is 0. If a second packet is received before all of the data has been read from the first packet, the FS bit continues to be set after the first packet has been read, but the second packet of data does not set the PC bit until after the processor clears the PC bit.

The full status of a subsequent packet cannot be determined until after the PC bit has been cleared. The PC bit must be cleared at which time the Control/Status and Byte Count registers are changed to reflect the status of the next packet.

If the second complete data packet has been read, the PC bit again is set to1 to indicate the Endpoint FIFO has data that is ready to be unloaded and the BNE/BNF and U2DC Byte Count Register (U2DBCR0) indicate the amount of data present in the second packet. At this point, the DMA can be used to unload data from the second packet. The Control/Status and Byte Count registers continue to hold the status of the second packet until the PC bit is again cleared. Once all of the data has been read from the second packet, write a 1 to the PC bit at which time the Control/Status and Byte Count registers are changed to reflect the status of the next packet. Figure 35 shows the relationship between data in the Endpoint buffers and the Status bits in the Endpoint Control/Status register.

Figure 35: Status Bits for Out Endpoints

Out Endpoints (FIFO depth > Max Packet Size)



2.11.13.2 Control/Status Register Usage for In Endpoints

If an endpoint is configured as an In endpoint and has FIFO depth = Max Packet Size, the U2DC Endpoint 0 Control/Status Register (U2DCSR0) provides the status of the packet in the FIFO. The U2DC Byte Count Register (U2DBCR0) is not used for In endpoints, and is considered reserved. If data has been loaded into the Endpoint buffer, but has not been transmitted to the USB host controller, the BNE/BNF and FS bits are cleared by the U2DC when a complete packet has been loaded into the FIFO memory and is ready for transmission. Indicate a complete packet has been loaded by either writing the maximum packet size to the FIFO or by setting the packet complete bit in the U2DMA Descriptor (U2DMACMDx[PACKCOMP]) if the U2DMA is enabled (U2DCSRx[DME]=1). Once the data has been successfully transmitted to the USB host controller, the U2DC sets the PC bit to 1 to indicate the packet has been sent and the Error/Status bits in the Control/Status register are valid for the completed transaction.



	Pł 0x	nys 54	ica 10_	I A 01	d d 0 0	re	SS			U2	2D(CSF	20															U2	DC	;	
User Settings												I																			
Bit	31	30	29	28	27	26	25	24	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d					<u> </u>														ΡA	SA	RNE	FST	SST	DME	FTF	IPR	орс
Reset	?	?	?	?	?	?	?	?	??	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0
		Bi	its		ŀ	Aco	ces	S	Na	me		De	esc	rip	tio	n															
		31	1:9			-	_		Res	erve	ed	Re	ser	ved																	
			8		R	ead	d∕Wr	ite	I	PA		In	Pac	ket	Adj	ust	ed:														
			7		R 1	eac to	d/Wr Cle	ite ar		SA		Sir is s Da IPI of tra tra the the 0 = 1 = Se Th FII sa wr 0 =	nce f set t ta R to byte nsfe sar e Sar = U2 = La tup e Se FO is me t iting = Se	the place is the place is the place is the place is adjuted and place is the place is the place is the place is	brocc J2D ster Jat	ess C si (U2 he p d th I be A sh as lush is n Wri a L out- t. S/ mm	or c cubtra DDI proce corroug corroug lPR led. a lot a te o Dit ir JSB pac A min	ore acts R0) ess gh F rupi d or wh adju f 4 f 4 set- ket- ust d ina	can s 1 b . Th or V PIO ted hnly b en t sstee byte con be c actir	not byte byte was resu be s the con be the con ble con con ble con con ble con con con con con con con con con con	issu fror it sh e of s no ultinet w back o U: e cu mma te (red	ue w n a loouk 4 by t 4, t g in vher ket is 2DE rren nd. OP(whe	vrites proce d be ttes of the r incco in IPF s tra DR0 t pao This C). S en O	s of s eesso writt down eesul prrec R is s nsfe is a cket bit boftw PC i	size or W ten n to Iting t siz set, errec djus in th will vare is cl	3 b Vrite at th 3 by 1 by 2 c d and d ov stec mu eare	ytes to 1 ne s ytes e to ata I will er th I to ndp ome st c ed.	s, where is a management of the learner of the lear	nen End e tim ne n o be ng clea ISB Vtes 0 R tive this	this poin he a umb ared bus ece at th bit	bit at 0 s oer l at s or ive he by
	-		6			D	ood		D			I =	= SE	et-up		Int F	ianc =mr	u is	act	ive	on	ne	035	5							
			U			K.	eau					Th the se FIF 0 = 1 =	e Re En to c O r = Re = Re	ecei dpoi dete nust ecei ecei	ve-F int C rmin con ve F ve F	FIFC Re ne if ntinu FIFC	D-No ceiv the ue to D er D no	ot-ei ve F ere i b be npt ot ei	mpt IFO s an e rea y mpt	y (R . Th iy di ad u y	NE nis b ata ntil) bit it m in th this	indi ust l ie Ro bit c	cate pe pe eceiv lear	s th olleo ve F s, o	ere d wł FIFC r da	is u nen). Tł ta v	nrea the he R vill b	ad d OP(lece le lo	ata C bi eive st.	in t is
			5		R	ead	d∕Wr	ite	F	ST		Fo	rce	Sta	II:																
			-			1 to	o Se	t				Se ha Co	t the ndsl	e Fo hake I tra	rce e. Ai nsfe	Stal ter er, th	l (F: the ne b	ST) U2E it is	bit f DC i cle	to 1 ssu arec	to f es a d by	orce Sta the	e the all ha U2[U2I ands DC.	DC hak	to is e fo	sue or th	e a S e cu	Stall	nt	
												Th su to tra 0 = 1 =	oug bsec End nsfe = Nc = Fc	h FS quer poin r is o ha orce	ST v nt ac it 0 initia nds sta	vill b cces occu atec hak II ha	e cl ses urs v l.) king ands	lear to E with	ed, Endj a S ke	the poir ET	U2[it 0 UP	DC v with pacl	vill c a St ket id	ontii all h d (th	nue and at is	to r Isha s, ur	esp ke u ntil a	ond until a ne	to an a w se	acce et-u	ess p

Table 65: U2DCSR0 Bit Definitions

	Pł 0x	ys 54	ica 10_	al A _01	d d 00	res	5 S				U2	DC	s	R0	,																U2	DC	;	
User Settings																					Γ		Τ											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	1	7	16	15	14	13	12	1	1 1	0	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d												1						_		1		IPA	SA	RNE	FST	SST	DME	БТF	IPR	орс
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		?	?	?	?	?	?	1	,	?	0	0	0	0	0	0	0	0	0
		Bi	ts		4	۱cc	es	S		Na	me		D)esc	ri	pt	io	n																
		2	4			Re	ead			SS	ST		S T a O	ient S The S resu	Sta ent It c SS	tS ft Ti	itall he is s	bit⊺ FS⊺ et, †	is se Γbe the	et b eing U2[y th set	e L will	J2E co)C	whe	en it to r	iss esp	ues ond	a S to s	tall I subs	hano	dsha uent	ake	as
													a 0 in b 0 1	cces occu nitiate een i = Ni = U ha	ses irs ed.) rec o s 2D anc	s to wi). T eiv stal C	o Er ith a Ihe ved II ha ser hak	ndp Sei suc and nt s es	oint et-up nd S cces sha sha tall unti	0 w p pa Stall ssfu akes har I th	vith acke bit Ily. s nds e n	a S et ic will nak ext	tall d (tl be ke a	ha cle and tup	inds is, eare d wi o co	shak unti ed a II co omn	ke u il a r fter ontin	ntil a new the nue d	an a seti new to i	cce up ti set	ss to rans tup p e st	o Er sfer back	idpo is ket h	oint nas
		3	3		R	ead	/Wr	ite		D١	ЛE		D	MA	Ena	ab	le:																	
													The to U re the the the D D 0 1	the D o required l2DC equest when the Resing equest of the Resing eques	MA to st. the ce the st. DM Ena enc	A E st [cc If t eive X If [IA abl d c d c	Enal DM, ontro the nd e FI (Sca DM req le s data	ble A re ol th bit i of-p FO E is ues hou a re a re	(DN eadi s se back . In co set st is uld c ceiv	IE) ng (Endp et to cet i this re, : to ger only ved ved	bit of E poir o 0, s re ca so a 1, t nera be Int	s u ind the cei se, an i atec dis err AA	ised poin ack Pack vec it is nte Pac d to abl upt rec	d fo nt (cet ick d, a rru cke nc ed af jue	or E D FI Co eet (and ssu pt is et Co otify wh ter est a	ndp FO mpli Com all c mec s ge omp the en t EO afte	oint mer ete of th of th ener DI DI he I P re r E(0 C mory inter e in e re e da atec inte IA o DMA cein DP I	Dut t /. DI rrup terru ceiv ta w l ins erru f the ved rece	rans ME t an upt i ved vill b teac pt is pt is e rec ann	sact is us d D is as data e ur d of ceiv el is d	ions sed MA sser a is : a loa a D t as: ed c s sto	ted still ded MA serte data	ly, the in ed, ed.
			2		0/	Re Wri S	ead te 1 set	to		FT	ΓF		F F de th 0	ilush ifFO. elete ne U2 = O = FI	Tr FT d.T 2D0 utp usl	an Flue Fhe Ch bac h t	sh ⁻ will e Er has cke the	it F Frar be ndp rec t re cor	resolution resolution	it F et b 0 T ed a /ed	IFC y th Tran an C fro of T	(F sm Out m rar	TF) J2D iit F pao UH nsm	bi DC IF(cke C nit	t to afte O is et fro	reser th als om t	et th e Fl o flu the	ie E IFO Ishe USE	ndp con d by B Ho	oint tent y the st c	0 T is ha e U2 contr	rans ave 2DC olle	smit bee afte r.	: n er
			1		R	ead 1 to	//Wr	ite t		IP	R		In Ti tra tra th E 0 1 N	he IF ransn ondit umbe here utom ransn he U2 rindpco rindpco = Pa = IN IOTE	PR nission er c bint 2D(bint ack pa	et F bit sio if of I of I of I cal cal C, cal cal acl The and OF	Rea t incon w DN byte byte t byte t byte byte byte t byte t byte byte t byte t byte byte byte byte byte byte byte byte	dy: lica vher IE is es the clea the IR(erru cce has esigettir irst	tes n DI s er hat to si rrs II en ti D[1] pt is essf s be gn w ng o , by	a pa ME habl hav et II PR bit bit s en ully een vas f IP wri	ack is r ed. PR who FIF(in U nable r tra loa nev R a ting	et h ot e) So eer who 2D h l2D ed. nsi de rer t th it t	nas ena oftw en the as IPI mit d a inte e s co 1	be ble var itte usi pae R o teo nd and , th	een (e m en t cke en f cke en f will canr d or l is led ne ti nen	load the l ust t ha lush be t ha FIF read to h me. set	ded DM/ set U2D set cond set cond dy fi and . Pro	and A de IPR DMA DMA Wh if the lear nas or tr le th ogra L in a	is r reg bint . Th suc en I e Pa ed b bee rans ne c mm a se	ead ptoi ard 0 Tr e U cess PR acke by s acke by s in fl smis lear ers para	y fo r ind less 2D0 sfull is c coftw ush ssion ing mus ate	r licat mit conf lear pare ed n of C st cl regis	es t he FIF ed t lete ear ster	his O.



	Ph 0x	ys 541	ical I 0_0	Ad 0 100	dre)	ess				Ų2	2DC	SF	20	,														U2	DC	;	
User Settings																															
Bit	31	30	29 2	3 27	2	26 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10) 9	8	7	6	5	4	3	2	1	0
	Re	se	rved					-					-										ΡA	SA	RNE	FST	SST	DME	FTF	IPR	орс
Reset	?	?	??	?	?	??	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0
		Bi	ts		Ac	cces	s		Na	me		De	sc	rip	tio	n															
		()	F	Rea 1 to	ad/Wr	ite ar		OI	PC		0 = 1 =	t Pa e Ol Whe 2DIS C is ceiv area er ti area oTE: 0TE: = Ou	PC then O SR) is cleared as re dated being the formation of the formation of the formation of the formation	PC PC are are are are are are are are	om is set if is s et if d by has e all hy d a pha is se the ot er bit is lete lesig ettir first et n	plet t by set, 1 the v wrii bee the lata ase et ev Dat nter s cle inte gn w ng o , by ot ru eccei	e: the Pac ting en re Recrement of a ven a pl the errup vas f IP wri ecce	U2I IR0 cket a 1 ceiv naini an E if D hase Dat ed, e pt is nev R at ting ivec I an	DC 1 Col to i from e da ing i ndp ME e of a ph ever not er ir : the it to d re	when it in mp t, a n th ata in the nase the ase as a the as a the as a the as a the as a the as a the as a the as as a the as as as a the	en it n the lete nd it is re he F t 0 t set a e of nen sert nded ther y fo	rece 2 U2I End 3 sho ad, 1 IFO rans nd m dpoin an E DME ed. 1 to h time o set r rea	ives DC I poin uld r int C the F is lo actio nust ndp : is s ndp : is s ndp : IPR	a v nter t 0 I not I) Re Reco st. 1 bon u be o tran coint set a le th ogra t in a	alid rrupt nter be c ceive ceive Fhe ntil 1 clea sact 0 tra and mm a se	toke t Starupt lear ve F FIF U2[the tion. ansa the lear para	en to atus t is e ed t IFO O w OPC by s . The actio pac	o Er reg until . If (vill b will r c bit softv e U2 on u ket of C st cl regis	adpo ister all t DPC e not is vare 2DC ntil t ear ster	the

Table 65: U2DCSR0 Bit Definitions (Continued)

2.11.14 U2DC Endpoints Control Status Registers (U2DCSRx)

2.11.14.1 U2DC Endpoint A - G Control Status Registers (U2DCSRA-G)

Each of the 7 programmable Endpoints A–G use their Control/Status registers to control the behavior of the endpoint and to report status for that endpoint after USB enumeration. The U2DC Control Status registers are used to operate their respective endpoint.

2.11.14.2 U2DC Endpoint H - P Control Status Registers (U2DCSRH-P) (PXA31x Processor Only)

Each of the 7 programmable Endpoints H - P use their Control/Status registers (U2DCSRH–U2DCSRP) to control the behavior of the endpoint and to report status for that endpoint after USB enumeration. The U2DC Control Status registers are used to operate their respective endpoint.

Note

The DMA Enable (DME) bit should be disabled only when the DMA channel is stopped and if the DMA is not enabled, DMA should not be started (u2dmacsr#[run] should not be set to 1). Doing so causes unwanted behavior.

The register organization and individual bit definitions are shown in Table 66.

Copyright © 2009 Marvell

Pł 0x	nys 54	ica 10_	0	Add 104	lres -0x	55 (54	110	_01	1C	_	U2	DCS	R	A-	·U2	2D(SI	RG	3		•	. 4	•	n 1.					U	2D()
	.54		_ V	120	-07	134	+ 10	_ V I	30	_	02		лс Т	п-	-02		531		- (r	· ^	AJ			n iy T)						
81	30	29	28	8 27	26	25	24	23	22	21	20	19 1	8	17	16	15	14	1	3 1	2	11	10	9	8	7	6	5	4	3	2	
Re	ese	rve	d																			BF/BE	DPE	FEF	SP	BNE/BNF	FST	SST	DME	TRN	
?	?	?	?	?	?	?	?	?	?	?	?	??	ŀ	?	?	?	?	?	· ?		?	0	0	0	0	0	0	0	0	0	
	Bi	its			Acc	es	SS		Na	me		Des	cr	ip	tio	n													_		
	31	:11			_	_		F	Rese	erve	ed	Rese	erv	ed																	
												build confidence of the second secon	gu ty, BE er and and tata tata tata tata tata n s that n e Cur Cur Cur	and me ndplpo zeissi a co is t ndp is t ndp rer rer rer rer	d as d if ean point int ero ion r zo e m oin e m oin oin oin oin oin oin oin oin oin oin	an an s re buff pac buff pac will pac buff pac buf pac buf pac buf pac buf pac buff pac buff pac buff	in In ence ceri fer : ket hen pace da USI cor int k cor int k gui smit smit s (B ive	en dpc ve spa ha se ta 3 2 mig ouf t bu t bu t bu	indpo oint buf gura ace as b et, ir int 2.01 gure ffer at th nust r Em uffe er F uffer	infinities fered heek heek heek heek	t, the contract of the contrac	an le vritta rea FO an 0 ptie DC ot e mpt t fu	BF/I ure ast en 1 hat dy to a dat ests mp y	a con- both according a con- the by the by the by the according a from a	dpo dpo llea	int, B ord FIFC SB 2 system nod int, st o pade the e UF	trar trar 5F/B of c 2 an 2 of c 2 of	BE v Bata d m add m add BE Woor che O ir	vill contraction of the second	llea dec bad be s hal cle da der	
	!	9			Re	ead	1		DI	PE		1 = (Data The isocl CRC Out conf DPE 0 = 1	Pa dat nro er dat gu is	rer ack ta p nor ror a. rec no err	ntr et Dac US That DP das tu: or	Erro ket Out as b E is s an sed dete	or (I err eer va va y ty . DF ecte	bu so or dp dp llid /pe PE	(DF ooint lete l wh is o	IS on PE) s c cte ile ner clea	ful ou bi only d c PC r th are t d	s Ei t is y. T on th c is an ed w ata	ndp use he a set isoo /hei pac	oin ed fo DPE activ to chro n Po cket	ts C or e E bi ve p 1. If onou C is	Dnly ndp t inc back an us c cle) dica cet c enc or as are	ts co tes of is dpoi s an d.	onfi bit- och int is n In	gure stuf ron s end	

Table 66: U2DCSRx Bit Definitions



PXA3xx (88AP3xx) Processor Family Vol. IV: Serial Controller Configuration Developers Manual

	Ph 0x 0x	nys 54 54	ica 10_ 10_	I A 01 01	\dd 04- 20-	res -0x -0x	ss (54 (54	410 ₋ 410 ₋	_01 _01	1 C 3 C	_	U2 U2	2DC 2DC	SF SF	RA- RH-	-U2 -U2	2D0	CSI CSI	R G R P	(P	XA	13	1 x	0	nly)				Uź	2D(•	
Jser Settings																					I	Τ											
Bit	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	2 1'	1	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d													•						BF/BE	DPE	ЦЦ	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
leset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	e	SS		Na	me	;	De	sc	rip	tio	n																
													har wit cur sto cha cor cor the ret For 1 = For 1 =	ve I hin ppe ann ntin rrup e tra ry b r In = Fli r Ou = Fli	been it, pa ed b el is ue t ue t usf ush ush ut er ush	n de pote acke y so so re dat er v or i poir the ndpo	elete intia et. If oftw eces ecei ta. I vill k nte nts: col pints	ed. Ally i f the vare ssar ive f f the ope a rrup nter s: nter	The incl e U be be y b the e U about the the the the	e En udii 2DN efore eca dat SB rtec ans of th of th	ndp ng i MA e cl uuse a ir is e I wi ifers he	ooii mu is lea e a n tl cui ith s. Tra Re	nt F ultip in u uring afte he u rrer an ans ecei	FIF ble use g th mic ntly err mit	O is pac e, th ne F he F ddle rec ror v	Filu ket FIFC FIFC of ceiv whice FO	she s of MAA D. S D is the ing ch v	d of dat cha stopp flus pac or ti vill c	all a, n ann bing hed ket rans aus	dat not j el n g the l it v , lea smit se th	a st ust nust e DI vill adin tting ne L	orec the be MA g to da JSB	d ta, to
		7	7		E r En	I ndp rese O udpc	n poir prv Dut pint	nts: ed ts: R		S	P		Sh Th ma If a the sm Re parent the dealern Ou con For 1 =	ort e sl axim in e SF alle cei cke dpo e S use aduct it er mpl it er Sh	Pac nort num of bit of the r the ve F t ha ints P bi d to cke ed.) fiel ndpo ete	ket pac pa poin it is an FIF(s b s b t is sig t is sig t is bit is bit i bit i	Cocket cket cket is ndic the 2. If een nd is not not cor des f 0 i s sh in th bints cket	ntro t (S t siz con a te ma SP so so so so so crip nort nort nort s: rec	P) I figures the string of the	bitatu bit i has ureche hum set ved. whi for whi for whi es t cke rrup	us: ndie bee d as ast and le t le t le t kets ln e hat ts a and and	cat en s a by ze d E is s. ente tate tate d re	tes rec paces SP SP SP SP SP SP SP SP SP SP SP SP SP	a p ceiv Dut of a cke E/B bit D t. Iff ack rop gna reg	oack ved enca a Re is r is r is r DN MA s (fr cet co ack alleco iste	cet and dpo ece as b is c set is c set i de com corr i thi er (L eac	sma d is int, ive clea d or s se scri wh ple is to y2D ling	aller read bloat n loa r, a hly fo et, a ptor ich b be gh th ISR	tha dy f en tha ideo zero or a diff ind sho it se trai ne s [IR:	an th for u he l ansid into-le licat fere licat rt pa tw shor x]).	ne Inlo J2D fer t to th ngtl ut nt n tes hick hick hitte t pa	adir C s hat n meth whe ets a ha d. F cke	ng. is nod en are s a For

	Pł	nys	ica	IA	dd	res	5 S																								U2	DC	;	
	0 x 0 x	54 54	10_ 10	_01 01	04- 20-	-0x -0x	(54 (54	410_ 410	_01 01	1C 3C	_	U2 U2	2D 2D	CSF CSF	RA- RH-	-l -l	J2D J2D	CS CS	SR SR	G R	(P	ХА	3	1x (Dnl	v)								
User														T		Τ	I	T				I	T			,,		Т						
Settings																L																		
Bit	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	1	6 1	5 1	14	13	12	11	· ·	10 9	8		76		5	4	3	2	1	0
	Re	ese	rve	ed																				BF/BE			SP	BNE/BNF	FST	SST	DME	TRN	РС	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	? ?	1	?	?	?	?		0 0	0		0 0		0	0	0	0	0	0
		В	its		4	٩cc	es	5 S		Na	me	•	D	esc	rip	ti	ion																	
			6			Re	eac	3	E	BNE	/BN	IF	BrTH ur bu m er bc ut bc wi U: er inin If wi th th th is pace er nc U: A pace er Fc 0 1 1	uffer a for a a b b a b	No uffed or a shift of	the feature of the fe	Emplenot- intra ern filter interesting and the construction of the	ty/ty/ty/ty/ensisted and the second s	/Bu npty mit bint full B/B date at the second of the seco	uffe y/B ttec ; arr NF is anta, ich DM anta, ich DM anta, ich Anta, ich Anta, ich Anta, ich Anta, ich Anta, ich Anta, ich	r N uffed conditioned is the print of the pr	ot Free Find the formation of the format	Full to the set of the	II: -full the sendpoint of the sendpoint of the sendpoint of the sendpoint of the send of	(BN curr s ar oint of a content	E/en is the total of total o	BNF t Re cont empti- empti- empti- empti- empti- mati-) b cipou jeio guine service s	it ir ve int irrevent for the second	ndic or T , the set of the contraction (a set of the contraction (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	ate are l are l are l s are l s are l F of the s	s th NE/ J2D tran one for u for u fo	ere it DM/feto Opploalea ald is it battant dpO f the four of ter	e is For Sor Sor Sor Sor Sor Sor Sor Sor Sor S



PXA3xx (88AP3xx) Processor Family Vol. IV: Serial Controller Configuration Developers Manual

	Ph 0x 0x	1ys 54 54	ica 10_ 10_	IA 01 01	dd 04- 20-	res -0x -0x	s 54 54	10_ 10_	_01 _01	1C 3C	_	U2 U2	2DC	SF SF	RA- RH-	-U2 -U2		CSF CSF	RG RP	(P)	XA	31 x	0	nly)				U2	2DC	;	
Jser Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d	1			1	1	1	1	1	1		1		1					BF/BE	DPE	L L L	SP	BNE/BNF	FST	SST	DME	TRN	РС	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	٩cc	es	S		Na	me		De	esc	rip	tio	n															
			1			Re	ead			SS	ST		con en To tok the be set action flus en action flus flus flus flus flus flus flus flus	nsic dpo for (an error FS en s t for tive error she error for error dpo en s for error dpo en s for error dpo en s for error for for error for error for for for for error for for for for for for for for for	lere ints ce til require the send the d w int, ata ded d w int, ata ded f the chail ints succ successe f tall	d ref he lues it ar t to par poin he in the by FI IA a mpt t, so thing han clea , the cess Standin :	U2D ts of the trick of the tric	DC tr r all set ti US ular to con i endp war or fill are fill are fill are fill 2DC (y tr 2DC (y re ands)	d for o is o is o loc B H encode is the code is the co	r all sue it to SST lost dop w ure it to SST lost dop w ure it to so to to no Fhe one F ecas so to to no it co one f it co one f one f it co one f it	end a a Sken f bit corr int (vher d as t ble f for a state t ble FIFC use stoppon the cont bot lo cont lear l int (dpoi Stall s, s, s when this s an e the ive i the ive i the c sec the sec the sec the from the o the sec the from the sec the s the sec the sec the sec the sec the s the sec the sec the sec the s the sec the s th s th	hai et t en t en t en t en t en t en t en t	con ndsh he F and ay be ST be contine ansr MA boint boi	figure fi	e in bit. bit. bit. bit. bit. bit. bit. bit.	as res The ndsl all fe t). ne T gure ovali ehav sys nor O is orre cet of til the FIF a n O. t tol	isoc pon e U2 nake atu f the fran d ar d ar d ar d ar d ar d ar d ar flus n th spo data d ar of the constant f	chro se fi 2DC e ha ire h smi s ar SS nd r on sic or i shat c inds i JSB oint pac For pac s, (I	to a c will as a bas 2DC t FI n Ou T is nus the ountil d what char to c Fo ket n or	II In In Clear Cle	er ally B B B B B B B B B B B B B B B B B B
		2	1			Re	ad			S	ST		en be 1 = Se 1 =	dpo en s e Iss de nt S = Sta	ints suce per Stall	, the cess Sta ndin :	e U sfull II ha g u Isha	2D0 ly re and pon	C wi scei sha en wa	ill cl ved kes dpo s se	lear l into to a bint o	the o th all b dire	SS e R oulk ctio	T bi ece or ii n)	it wł ive nter	hen FIF rup		a n O. t toł	a new O. t tokens	a new pac O. t tokens, (I	a new packet O. t tokens, (In or	a new packet has O. t tokens, (In or Ou

	Ph 0x 0x	ys 541 541	ica 10_ 10_	I A 01 01	dd 04- 20-	res -0x -0x	54 54	410 ₋ 410 ₋	_01 _01	1 C 3 C	;;	U2 U2	2D 2D	CSF	RA- RH-	-U2 -U2	2D0 2D0	CSF CSF	R G R P	(P)	(A:	31x	01	nly)				U2	DC	;	
User Settings																																\Box
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d																		BF/BE	DPE	FEF	SP	BNE/BNF	FST	SST	DME	TRN	PC	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	۱cc	es	ss		Na	ame		D	esc	rip	tio	n															
													of Crem C D da If U cl B Fl gem U re U to trabe F1 F1 F1	he D f Enc complexeiv. hust b complexeiv. hust b c	In A point of the	Ent F int f int and int int int int int int int int int int	able FIFC errud all ade errud all ade errud a t is a er a er a er a er a er a er a er a er	a (D) pt is of t is also full con the equ S to r tra rec amo EN] is s cor ACF is s cor equ s cor acco	emo s as he i sing s all pac offigu out fiel nple CC set, pac set, pac set, pac set, pac set wor	bill bry. sser rece g the so a nera- ket ured is n term miss term miss of c d. T ete p DMF the ket; ta in whe	If the tend of a second of the tend of	set t le D (if e d da occes ertec l. Th a sho an I he [genee e wh . If the t spe U2D cet h t t in bit weve he E rans	o re ME nab ta is ssou l (if is n port p n e DM/ rate en f he l re is oc v nas the will er, if End	aque bit bit bled s stit s stit tr. If the pact ndp A re ed, a to lo DMI s sp ied i be t is poir FIF	est i is cl) wh ill in DM interies t ket. oint que and bad E bir bace in th cont E bir bace in th cont E bir bace in th cont E bir bace in the cont C h cont F C cont C h	In the E is a rruph of the	A re , the the Re self pt is DM. ME If th twa a int set, the or 1 pt is DM. If th twa a int recorrect recorrect	a office and to the series of	ng c acked d-of e P able f the sed ME ne E d d of the sed as I of t o cle or D	or w et -pac IFC ack ed), rec bit t us End E DC F ipto a DI he ear F	ritin ckef); da et but ceiv the is e poir will FIFC r MA n se PC	ig tis ata ta ed ied i t



PXA3xx (88AP3xx) Processor Family Vol. IV: Serial Controller Configuration Developers Manual

	Ph 0x 0x	nys 54 54	ica 10_ 10_	IA 010 012	dd)4- 20-	res -0x -0x	s 541 541	0_	_01 _01	1 C 3 C	_	U2 U2	2D(2D(CSF CSF	RA- RH-	-U -L	12D 12D	cs cs	R R	G P	(P)	(A)	31 :	хC	nly	()				U	2 D (;	
User Settings																Γ	T		Τ								Τ						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1	6 15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d		-			-	-	-	-		-									RF/RF			D	BNE/BNF	FST	Τυυ	DME	TRN	PC	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		?	?	?	0	0	0	0	0	0	0	0	0	0	0
		В	ts		P	ACC	ess	5		Νа	me		D.	esc	rıp	t	on																
													hc training for the set of the se	est runner for the set of the se	eque niss ne fa o tradition dinti s which izerro ut e s Rx[, indpo s Rx[, indpo g a h hold po c tradition s Rx[, indpo g a h hold po t e c tradition s rup is s which izerro po t e s c tradition s rup is s which izerro po t e s c tradition s which izerro po t e s c tradition s which izerro po t e s c tradition s c tradition	ession FR dp. State of the stat	ts Inn or N bio oints smit the e e end e end e end for the point fata e for PS]. t bui as an e ho Erro inter cacce as fini nts, t ted o points: ted o points:	dates the second	ta hick hick hick hick hick hick hick hick	an ost earned bint theory of the solution of t	id a set of the set of	i conde nds by it worffer 2D0 ouffer 2D0 Ouf	mp writinple of the solution of the solution of the solution of the solution of the solution of the solution of the solution of the solution of the solution of the solution o	jete ut d ut d	a pad ata a a 1 et b poacl end ssue inous poin J2D0 a set infigu and ill. If the issue iffer the issue iffer the issue ata a 1 a 1 bolt inous poin J2D0 a set inous inous infigu and ill. If the issue inous infigu and ill. If the issue inous infigu and ill. If the issue inous infigu and ill. If the issue inous infigu and ill. If the issue issue inous infigu ata issue inous infigu ata issue infigu issue infigu ata issue infigu issue issue infigu issue infigu issue issue i issue i i issue is	cke ato y th cet poi es t b c size size size size size size size size	t is the use of d the it. The U of d ont is AK I o be onder the it. AK I o be	not i e en 2DC ata cor hando e em U2I not c ecifi a bo to t ut er nou: e ful also ive l DM/ ndpo e R ive l DM/ ndpo e R cau cau FO Rx[I	readp dp C what dshift dshift dshift hitter rat DCoonded k Du dp the rat DCoonded k NA h dshift dshift hitter rat DCoonded k D the rate c a s dshift dshift hitter the rate c onded s dshift dshift hitter the rate c onded s dshift dshift hitter the rate c onded s dshift dshift hitter the rate c onded s dshift hitter the rate c onded s dshift hitter the rate c onded s dshift hitter the rate c onded s dshift hitter the rate c onded s dshift hitter the rate c onded s dshift hitter the the the the the the the the the the	ady fr oint I when is no guree hake y. If t e U2 hpty a e a F t to tain or irit t to ki is as fi ts, ou view count VAK. FIFC ace f S])	or buff the top the top top top top top top top top top top	er is U2 en a E In will if th D E upt wh cets pps a urri ie en D fot full he	s DC Bulk ne rror oost n ile sed. ng, the pr he is

P 0:	hys x54	ica 10	 0	Add 104-	res -0x	ss (54	10	01	10	;	U2	DCS	RA	-ι	J20	oc	SF	۲G										U	2D(2
02	c 54	10_	0	120	-0 x	(54	10	_01	30	; —	U 2	DCS	RH	-ι	J 2 0	C	SF	RΡ	(P	XA	31	хC)nl	y)						
_	Τ		Γ			Γ	Τ		Γ				Τ	Т						Т	Τ		Τ	Т	Τ	Τ		I		Γ
1	30	29	2	8 27	26	25	24	23	22	21	20	19 1	3 17	' 1	6 1	5	14	13	3 12	2 11	1	0 9	8	7	6	5	4	3	2	1
e	se	rve	d									<u> </u>										BF/BE DDE	ם נ - נ נ		BNE/BNF	FST	SST	DME	TRN	DC DC
	?	?	?	?	?	?	?	?	?	?	?	??	?	?	2	,	?	?	?	?	0	0	0	0	0	0	0	0	0	0
	В	its		4	Acc	es	s		Na	ame	•	Des	crij	oti	on				_	_										
												Control If an the L Host the L Host DMA Inter from procce enable acceed delete If an U2D internit rega U2D U2D internit receininter in For I 0 = E 1 = T For C 0 = E 1 = F	rol/S end/ l2D0 cond request the essed cond cond cond cond cond cond cond con	State por true En Toba Andrea State por true En Toba Andrea State por true and true	tus tus int i whe biller, stable hdpo The at m Anyy ent t int i an DM/ of th PC t int i s s of th PC t int i s s of th point at us point at us at us	registronic and a contract of the contract of	gist con and the and the and the and the and the and t	ter. ifigu ent will ent b ent b	The ure in the provided and the provided	e P d as pace pace point bits but e but e	C t t san kete a	Anter a contraction of the contr	cleiteiteiteiteiteiteiteiteiteiteiteiteite	area area area on ding en r set (g to ding C bif iccal this dpoi this dpoi this acke d a d a s se set. it ha s set. erro	the g all the g all the g	write write the plet Pace of t st b v the st st st b v the st st s	bits	a 1 bit a 1 bit terr Con recee lear 2DC to buf it is Hose acked pon set f the C re s are bits	to i is store up to i is since up to i is since up to i is store up to i i i i i i i i i i i i i i i i i i	t. et l JSE and et l and et l and et l and et l and et l and et l and et l and et l and et l and et l and et l et l and et et l and et et l and et et l and et l and et et et et l and et et et et l and et et et et l and et et et et et et et and et et et et et et et et et et et et et



PXA3xx (88AP3xx) Processor Family Vol. IV: Serial Controller Configuration Developers Manual

Table 66: U2DCSRx Bit Definitions (Continued)

	Ph	ys	ica	A	dd	res	5S													_											U2	DC	;	
	0 X 0 X	54° 54'	10_ 10	01	04· 20-	-0x -0x	(54 (54	10_ 10	_01 01	10	:	02	2D 2D	CSE	RA-	-U -U	2D(2D)	CS CS	SR SR	G P	(P	ΧZ	13	1 x	0	nlv	\$							
User Settings																	I			·		I					/							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	1	9 18	17	16	5 1 5	1	4	13	12	1	1	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d	1		1	1	1	1		1			1									BF/BE	DPE	FEF	SP	BNE/BNF	FST	SST	DME	TRN	РС	FS
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	,	?	?	?	•	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	es	s		Na	me	;	D)esc	rip	tic	on																	
													FbbrDlfwtbrclfbpauUF01F01	IFO for the size $r = r = r = r = r = r = r = r = r = r $	for r load se t pr th requered there ded for c endp there has end ans ans ut ere ecei	noi led he is poir re i f th lin dat poir DC it. ar tec s c point mit move ve	re d. I. The U2 bit v sts w to the s spec to the a in t is S wh FS v e no d pachec ints: FIF FIF FIF	ata e t DN whe co one the co one will one cke co s: OI	à to bit MA en ponfi ce f A [Tra e T fonfi h th l nor et i d th has has	b be is is DN the igu for Des france for res he as r s a s a	e lo vali aut ME e FI urec one scri smit nsm urec clea clea one on or con clea on or clea o or clea o o or clea o or clea o o o or clea o o o o o o o o o o o o o o o o o o o	ad id (ion is FC d a pto t F d a cei t F dir ar u dir ent t p oo as	led duinat en Dis s a or l IF(FI s a ive unt in pac om for	or ring abl s re U2I D. F FO U2I D. F FO the ket for at for co	mo U2 the ed) on e E DM S v Dut o e F for ne lea	re c 2DN ere Ins / for ndp Data ACN will c enc has Rea ts. I FO, r err w d st 1	lata IA a is n itea oint pac oint pac oint clea dpoi at l d of n th FS ors. ata cor ata	in t acce o no d th cess , the cket (LE in will the e ca will mple ta p	he I eed ee U s. e U ts ([EN] ↑ hen the fit or e FII ase I no	End hov for 2DN 2DC DME field the FS I ne c FS I ne c t be data	poin wev sof MA C se $E =I (D)re ibit vomis canE se$	nt F rer twa relia ets F 0) c ME s nc will plet omp t un	IFC re t es c s r da =1) o mo be s e da oleto til tl) to o on ata to ore set ata e ne

2.11.15 U2DC Byte Count Register (U2DBCR0)

The Byte Count register (U2DBCR0) maintains the remaining byte count in the packet currently being read by the system (DMA or processor) of Endpoint 0.

2.11.15.1 Byte Count

The register organizations and the individual bit definitions are shown in Table 67.

	Ph 0x	ys 54′	ica 10_	IA 02	d d 0 0	res	5 S				U2	DE	BCF	२ 0															U	2D(2	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d																		B	C									
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	n															
		31	:11			-	_		F	les	erve	d	Re	ser	ved																	
		10	0:0			Re	ead			E	SC		For the set of the set	r U2 ed t e B soda en so ección dica gisté e B rea rea othe dica gisté e B rea rea tront d w IE/E coho dica e B soda e B soda ección dica gisté e B rea rea othe dica gisté e B rea rea to othe dica contro to othe dica contro to othe dica contro to othe dica dica dica dica dica dica dica dica	2DN 2DN vorre twait atta (set, for ver of atted er), ver of atted er), ver of atted er), ver of atted er), ver of atted er), ver of atted solution atted er), ver of atted er), ver of er), ver of atted er), ver of atted er), ver of atted er), ver of atted er), ver of atted er), ver of atted er), ver of er), ver	IA a affered Could re. I a contract of the could be active a could	acceedence int b Jpoo fter Byti tes 0. The lid c 1A, h tir h tir h tir c s for t to t the will ill re- s re- int t tatu ng. t to t to t to t to t to t to t to t t	ess, e th poits on re- the Cat he I adata on re- ess de v he E be add th gist o the set set set set set the Cat he I adata o v he E be add th con re- set set set set set set set set set set	the bears of the second	e by yte upo viving PC t that re- tes ur will viving viving PC t that re- tes ur will to tes ur will to tes to tes tes tes tes tes tes tes tes	te cou date g ar bit ir egis eed bun rea rem l inc DM, accc ted c oun the date con t C bun t be con t be cou t be cou t be cou t be cou t be cou t be t be t be t be t be t be t be t be	int r ad b n int n the ter i to t t r e d (un est d (un est d of t r e t n d c e t n d f n d n d n d n d n d n d n d n d n d n d	t is egii y the concern giste concern giste concern giste concern giste concern (the the the the the the the the the the	info ster ster borre be eads the sec be sec cut be sec cut be sec cut cut be cad sec cut cut cut cut cut cut cut cut cut cu	orm What I2D Ithat Spead I from Spead I from	atio ien i C a ic ad ic ad	nal fter fter fter he E he E he men gh th of E rea men cke it wi FIFC cally ble ble ble cally by call	onlight g til ees J2E index actione l b) F oyte the oyte index actione l b) F oyte the oyte index actione l b) F oyte the oyte b) S over the the the over the over the over the over the over the over the over the over the the over the over the over the over the over the over the the the over the the ove the the the the the the the the the th	y. The U che b the DCS mine point book J2D IFO sthe contine pace sthe tive e by Enco c/BN sec y the solution	here J2DI yte i end R0 I e the sed 0 men backet the e cleas f the pac cleas f the pac te ci lpoir unt b cond e U2	by the second se	no ad it the y. I to fer, by so tis the ffer e

Table 67: U2DBCR0 Bit Definitions

2.11.16 U2DC End Point 0 Data Register (U2DDR0)

U2DC Endpoint 0 Data register is a 32 bits wide by 2*FIFO depth deep bidirectional FIFO. It appears half as wide and twice as deep as the actual FIFO memory to accommodate the 32-bit system bus access while still providing access to the full memory space. The U2DC automatically translates the 32-bit system bus accesses into 64-bit accesses to the FIFO memory. It can be used as an alternative to the internal dedicated DMA for accessing the USB data. When the USB host controller transmits data to U2DC Endpoint 0, the U2DC Endpoint 0 register can be read to access the data.



When the U2DC is sending data to the USB host controller, the data to be sent may be placed into the appropriate U2DC Endpoint register. Although Read and Write operations can be performed on a single FIFO during various points in a control sequence, the FIFO may not be read and written at the same time. The U2DC controls the direction that the FIFO is flowing. Refer to Section 2.7.3 for more details on accessing the Endpoint FIFO memory.

For Endpoint 0, normally the U2DC is in an Idle state, waiting for the USB host controller to send commands. When this occurs, the U2DC fills the Endpoint 0 Receive FIFO with the command from the host, and the command is read from the FIFO once it has arrived. The only time software writes the Endpoint 0 Transmit FIFO is when a GET_DESCRIPTOR, vendor, or class-specific command from the host has been received that requires a transmission in response.

The register organization and individual bit definitions are shown in Table 68.



Table 68: U2DDR0 Bit Definitions

2.11.17 U2DC Endpoint Configuration Registers (U2DCRx)

Upon power up, the U2DC is disabled and all configurations, interfaces, and alternate interface settings are disabled. Software must program the Endpoint Configuration and Endpoint Information registers before enabling the U2DC.

2.11.17.1 U2DC Endpoints A - G Configuration Registers (U2DCRA-G)

The U2DC Configuration registers U2DCRA-U2DCRG, shown in Table 69 are used to define FIFO depth and enable the programmable endpoints that are active for each particular configuration/interface/alternate interface setting combination.

2.11.17.2 U2DC Endpoints H - P Configuration Registers (U2DCRH-P) (PXA31x Processor Only)

The U2DC Configuration registers U2DCRH-U2DCRP, shown in Table 69 are used to define FIFO depth and enable the programmable endpoints that are active for each particular configuration/interface/alternate interface setting combination.

After updating these registers, the U2DCR[SMAC] must be set before the new settings take effect.

Table 69	9:	U2	DC	R	B	it C)efi	nit	ior	IS																								
	Ph 0x 0x	ysi 541 541	ica 0_ 0_	IA 04 04	dd 04- 20-	res -0x -0x	ss 54 54	10_ 10_	_04 _04	1C 3C	_	U2 U2		R / R	ג_נ ⊦_נ	J2C J2C	OCF OCF	R G R P	(P	хA	43	1 x	0	n	ly))					U2	2D(;	
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	1	2	11	10	9	9	8	7	6	5	4	3	2	1	0
	re	ser	ve	d																			в	S										Ш
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	,	?	0	0)	0	0	0	0	0	0	0	0	0
		Bi	ts		A	Acc	es	S		Na	me		De	sc	rip	tio	n											_						-
		31:	:11			-	_		F	Rese	erve	d	Re	ser	ved																			
													Bu	ffer	Siz	e:																		
		10):1		R	ead	/Wr	ite		В	S		ma End tim wh not But rep 818 NC	dpo es t ile e ffer res 34 b DTE	ints heir endp ents size ents yytes t yytes t yytes by all	et siz with ma ooint wice e = E s 8 b s, arinimvtes	tion construction	but hall acko ith ir n 8 k s ar ill b va ee n.	is n ma et s larg nax byte nd t uffe lue Sec	not x p ize e r pa s (he r s all ctic	respective acception matched for matched for matched ize lov	stri ket or x p et s ex axii es a vec 2.7	a fo cteo size ack size amunare d fo 7.3.	d to ces to cet ar ple m r E 3 f	o a s m nc : siz nd e. t BS mul Buf for	n ii ay ot b ces not he se ltip fer mo	req e lin ma be mir ttin le o siz ore	info	of m a F d by lera ted im E 0x3 oyte 2 (orma	ax p IFO y system by s SS s FF s) buff atior	ettir ettir ettir er s	ize soft in lat in a lat ing o ese ize ize	ize. seve enc lept ater f 1 nts = 1 smc	eral y, h ncy. 6 ory
		()		R	ead	/Wri	ite		E	E		En Se FIF will Wh the con end will end 0 = 1 =	dpo t the FO r I no nen e co nfig dpo I res dpo r m = Er = Er	int for the second seco	Ena ndp nory all is c por in is c por in in nas on R point	Ible point poca lea ndin the en t EE egi is d	: En bace ted red ig e e U: hou rred cle ste lisa	nabl e fo me , th endp 2D0 2D0 2D0 2D0 2D0 2D0 2D0 2D0 2D0 2D0	e (r the is a coi C v the pel ed, U2 d a	(EE ory act nt vill ere th 2DI and	E) I en / d tior inf re e is con EN d n l al	oit f dpo urir orn spo n (S corr x) s corr x) s corr	no ng nly nat on on stal sho IF	ena t. I US v af tior d to ner ll ro spo oul O r ed	abl f a SB fec n re o h mol esp ndi d f me FIF	le th n e ope cts 1 egis ost ry a con ing irst mo =O	ne e ndp erati he r ster acc alloc se). U21 be ry is mer	ndp oint ion. mer kee cess cess cate An DC clea s all mor	ooin is r ps a ses f d fo y tir Enc ared oca	t an not e y all a va to th r the ne a lpoi	d re ena oca llid nose em. an nt	ser olec tior € Th	rve d, it n. If is

2.11.18 U2DC Endpoint 0 Information Register (U2DEN0)

The U2DC Endpoint 0 Information register (U2DEN0, shown in Table 70) is used to define max packet size for Endpoint 0. Other fields for Endpoint Type, Interface Number, and so on, are not needed because these characteristics are fixed for Endpoint 0 in the IP. Max Packet size reset value is 64 bytes* and must never be written to any other value to ensure proper operation, both in high-speed and full-speed modes. Therefore, if software writes to U2DEN0, it must write 0x0200_0000.

*The reset value for the Max Packet Size (MPS) field is 64; however, whenever U2DCR[UDE]==0, the MPS field always reads back with a value of 0.

Copyright © 2009 Marvell





Table 70: U2DEN0 Bit Definitions

2.11.19 U2DC Endpoint Information Registers (U2DENx)

These registers are active even if the U2DCRx[EE] Endpoint Enable bit is cleared. This status means that the U2DC responds to host requests to the endpoint, even though no memory is allocated for it in the FIFO. Because this action causes incorrect behavior (stall response), the Endpoint Information registers must be cleared before clearing the U2DCRx[EE] bit in the Configuration register.

When updating these registers, the corresponding Endpoint FIFO must be flushed and associated ConfigurationStatus registers cleared; otherwise, the FIFO and U2DCSRx registers retains data and status from the outdated setup.

Upon power up, the U2DC is disabled and all configurations, interfaces, and alternate interface settings are disabled. Software must program the Endpoint Information registers before enabling the U2DC.

The U2DC Endpoint Information registers can be changed after the U2DC has been enabled for USB operation, but these should only be updated after a Set_configuration or Set_interface command has been submitted by the USB host.



Note

Software must always clear all Endpoint Enable (EE) bits in the U2DC Endpoint Configuration Registers (U2DCRx) whenever UDE is cleared to 0. The Endpoint Enable bit for each endpoint should only be set to 1 again after the software has set UDE to 1 and re-programmed that endpoint U2DC Endpoint Information Registers (U2DENx).

2.11.19.1 U2DC Endpoint A - G Information Registers (U2DENA - G)

The U2DC Endpoint Information registers U2DENA–U2DENG, shown in Table 71) are used to define endpoint number, interface and alternate interface for the programmable endpoints that are active for each particular configuration/interface/alternate interface setting combination. They can be

Copyright © 2009 Marvell

written only while U2DCR[UDE] is set. This register is held in its reset state while U2DCR[UDE] is clear.

2.11.19.2 U2DC Endpoint H - P Information Registers (U2DENH - P) (PXA31x Processor Only)

The U2DC Endpoint Information registers U2DENH–U2DENP, shown in Table 71, are used to define endpoint number, interface and alternate interface for the programmable endpoints that are active for each particular configuration/interface/alternate interface setting combination. They can be written only while U2DCR[UDE] is set. This register is held in its reset state while U2DCR[UDE] is clear.

	Ph 0x 0x	ys 54 54	ica 10_ 10_	I A 05 05	dd 08 24	re -0: -0:	ss x54 x54	10_ 10_	_05 _05	20 40	U2 U2	2DE 2DE	N A N F	_U _U	2C 12C)EN)EN	IG IP(РХ	А3	1 x	0	nl	y)							U	2 D	C	
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	! 1	11	10	9	8	7	6	5	4	3	2	1	0
	HBW		MI	°S										AI	SN			IN					C1	N			E	Г	C L	E	N		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts			Ac	ces	S		Na	me		De	sc	rip	tio	n							1									
		29	:19		R	w UE ead w UE	hen DE=1 d/Wr hen DE=1	1 rite 1		М	PS		Foi rep 1 rd Val cor ign cor Val Foi Foi Foi	r hig pres epre ues res ore ntrol xim id v r int r bu r isc	ih-sents ents of pond du ent ent erru lk e	pee s ho nt a 2 or ding dpo n Pa es a upt e ndp ono	d is w m norm 3 re g nu g ful ints. cke re d endp oint us e	och lany mal epre mbe l sp t Si lefin coint : 8, endp	rond v acc bar eser of eed ze: t: 1 16, poin	by e by e ces adw t a f ac mc by e - 6 ² 32, t: 1	ar se idt hig ce ode end f ('	nd i s p h o gh l ssse e, fc 1-10 4 (5 102	nte er f a bar es e or (024 512 23 (erru mic sin ndw eac Dut typ 4 fo for 1-1	pt li ro-f gle vidth h m enc r hig 024	n er ram acconen icro dpoi	dpo e is ess dpo -frai nts, pee beec hig	ints per int v me. anc d) d)	onl ued mic vith Thi I for	y th . Va cro- the s fie bul	is f lue irar eld k a	eld s of ne. s nd	0 or
		18	:15		R	ead W UE	d/Wr hen DE=1	ite 1		AI	SN		Alt the Co ass cor cor inte 0 -	ern N alt N di Nfig Sign Sign Sign Sign Sign Nbir Nfigu erfa	ate ern D i ura ed ed natio ures ce s	Inte ate s en tion to al to oi on, a s the settii SB	erfa inte able regi tern nly o and U2 ng. Inte	rfac ed. ister ate one will DC	e se Refe inte con be for	nbe ettir er to ogra erfa ifigu acti tha	r: ng o F am ce ura ive t c nat	nur igu imir sei itior onf conf	mbo ire ng ttin n/ir igu ïgu nte	ers 32 sec g 0 iter whe irati	for for uer - 1 face en ti on,	Enc moi ice. 5. E /alt he l inte	poir e de Eac ach erna JSB erfac	nts r etail ch E Eno te i Ho e, a	mus s or indp dpoi nter st c and iber	t be oin nt c fac ontr alte	e se e t ca an e se olle rna	t bei In be be etting r te	iore e

Table 71: U2DENx Bit Definitions



Table 71: U2DENx Bit Definitions (Continued)

	Pł 0x 0x	nys 54 54	ica 10_ 10_	IA 05 05	dd 08- 24-	res -0x -0x	s 54 54	10_ 10_	_052 _054	0 U 0 U	2 D E 2 D E	EN/ ENH	4-L 1-L)2D)2D)EN	IG IP(PX	A 3	1 x	On	ly))						U	2D(2	
User Settings																															
Bit	31	30	29	28	27	26	25	24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HBW		MF	۶			-						AI	SN			IN				С	N			E	ſ	ED	E١	N		
Reset	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	Acc	es	s	N	am	e	De	esc	rip	tio	n															
	14:11Read/Write when UDE=1INInterface Number: Interface number must be set before the U2DC is enabled. Ref Figure 32 for more details on the Configuration register program sequence. Each Endpoint can be assigned to Interface 0 - 15. E Endpoint can be assigned to only one configuration/interface/al interface setting combination, and will be active only when the controller configures the U2DC for that configuration, interface, alternate interface setting. 0 - 15 - USB Interface Number10:7Read/Write when UDE=1CNConfiguration Number: Configuration number must be set before the U2DC is enabled Figure 43 for more details on the Configuration/interface/al interface setting combination, and will be active only when the controller configuration number must be set before the U2DC is enabled Figure 43 for more details on the Configuration register program sequence. Each Endpoint can be assigned to Configuration 1-f Endpoint can be assigned to only one configuration/interface/al interface setting combination, and will be active only when the controller configures the U2DC for that configuration/interface/al interface setting combination, and will be active only when the controller configures the U2DC for that configuration, interface, alternate interface setting. 1 - 15 - USB Configuration Number6:5Read/WriteETUSB Endpoint Type:														fer t mm Eacl Iterr USI , an 15. Iterr USI , an	o ing hate B H d efer ing Eac hate B H d	e ost to ch e ost														
		6	:5		R	ead/ wh UDI	/Wr en E=1	ite		ET		US 11 10 01 00	3B E – In – B – Is – N	Endr iterr ulk soch	upt iron	n t Ty ous	/pe:														
		2	4		R	ead/ wh UDE	/Wr en E=1	ite		ED		US Th en an 0 = 1 =	BBE dpo Out = Ou = In	Endp ndpo int, v t eno ut	ooin oint whic dpoi	n t Di re Dire ch so int, v	i rec ectio ends whic	tior on b s da ch re	n: it de ata fi ecei	terr rom ves	nin the da	es v e U2 ta fr	vhet 2DC om 1	her to ti the l	the ne L JSE	end JSB 3 Ho	point Hos st cc	t is t co ontr	a ar ontro olle	n In oller r.	r, or
		3	:0		R	ead/ wh UDE	/Wr en E=1	ite		EN		En ca Mo nu Fo nu Co 1 -	idpo n be ore t mbe r ex mbe onfig	int r pro han er, b amp r 1, urat	Num ogra one ut th ole, i but ion SB I	nbe ber mm e en f En f En with 2. End	e r: is u: ed t dpo ndpo ndpo n Er	sed o re int o oint int o ndpo	l to c espo can ts m A ar oint umb	lefir ind be p ust id E A in	ne t to l prog not ndj	he e JSB gran be boin poin	endp enc nme activ t B c gura	ooint dpoir d to /e in can t tion	the the the oth 1, a	mbe umb sar sar be nd l	r. Ea ers ´ ne e ne c assiq Endp	ich 1 - onf gne oin	Enc 15. point igur ed er it B	ipoi t atio ndpo in	int on. oint

2.11.20 U2DMA Control Register (U2DMACR)

The U2DMA Control Register contains general system bus configuration settings for the U2DMA. The MAXOCT field determines the maximum number of outstanding concurrent transactions

allowed on the system bus. The RETRYTOEN bit enables/disables the system bus retry time-out checking for all U2DMA-initiated system bus transactions.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 72: U2DMACR Bit Definitions

2.11.21 U2DMA Descriptor Address Registers (U2DMADADRx)

The bits in this register, except U2DMADADRx[STOP], are undefined on power up. U2DMADADRx[STOP] is cleared on power up. Even though the Stop bit is cleared on power up, this does not imply that the channel is running. The run/stop status of the channel is controlled by U2DMACSRx[RUN]. The U2DMADADRx[STOP] controls whether the channel is stopped after the Descriptor is completely processed. The address must be aligned to a 128-bit (4-word) boundary. U2DMADADRx must not contain the address of any other internal peripheral register or DMA register, as this causes a bus error.

2.11.21.1 U2DMA Channel 0 - 7 Descriptor Address Registers (U2DMADADR0-7)

The registers shown in Table 73 contain the memory address of the next Descriptor for Channels 0-7.



2.11.21.2 U2DMA Channel 8 - 15 Descriptor Address Registers U2DMADADR8-15) (PXA31x Processor Only)

The registers shown in Table 73 contain the memory address of the next Descriptor for Channels 8-15.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Table 73: U2DMADADRx Bit Definitions

	Pł 0x 0x	nys 54 54	ica 10_ 10_	IA 12 12	dd 00- 80-	res -0x -0x	s 54 54	10_ 10_	12 12	70 F0	_	U2 U2	D M D M	A D A D		R0 R8)-U 8-U	2D 2D	M A M A			R7 R15	(F	×Α	\31	хC	Dnl	y)	U2	2D(•	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DE	ESC	RI	PA																									reserved		•	STOP
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	?	?	0
		Bi	ts	1	4	Acc	es	s		Na	me		De	sc	rip	tio	n															
		31	:4		R	ead	/Wr	ite	D	ESC	CRI	PA	De Ad	scri dre	ptoi ss n	· Ad	ldre t be	ss (alig	Con gne	tain d to	s A a 1	ddro 28-	ess bit (of I (4-w	Vex /ord	t De I) bo	escr	ipto dary	or: /.			
		3	:1			_	_		F	lese	erve	ed	Re	ser	ved																	
		(D		R	ead	/Wr	ite		ST	OP		If L reg cur 0 = 1 =	J2DI rent Ru Sto be	MAE r U2 t des in cl op c fore	DAD 2DN scrip han har fet	Rx[IAD otor nel. nel chir	STC ADF is c afte	DP] Rx a omp er c ne r	is cl nd o plete omp next	eare othe ely p olete des	ed, a r co roc ely scrij	a ne ntro esso oroo otor	ew d ol inf ed. cess	iesc form sing 2DN	ripto natio this MAC	or fe on is s de CME	etch init escr Dx[L	bas iateo ipto EN]	ed c d, af r an = 0	on iter d)).	the

2.11.22 U2DMA Source Address Registers (U2DMASADRx)

If the DMA transfer is set up for an Out endpoint (U2DMACMDx[XFRDIR] = 0), the U2DMASADRx register is not used and has no effect on the transfer. In this instance, the channel number defines the Endpoint FIFO that is accessed as the source for the transfer. U2DMASADR cannot contain addresses of any other internal DMA registers for In endpoint transfers as this causes a bus error.

The address can be aligned to a byte boundary if the source address is the address of a memory location.

On power-up, the bits in this register are reset to 0.

2.11.22.1 U2DMA Channel 0 - 7 Source Address Registers (U2DMASADR0 - 7)

The registers shown in Table 74 contain the source address of the current Descriptor for Channels 0-7. The source address is the address of a memory location for In endpoint transfers.

2.11.22.2 U2DMA Channel 8 - 15 Source Address Registers (U2DMASADR8 - 15) (PXA31x Processor Only)

The registers shown in Table 74 contain the source address of the current Descriptor for Channels 8-15. The source address is the address of a memory location for In endpoint transfers.

These are read-only registers.

Table 74: U2DMASADRx Bit Definitions

	Ph 0x	1ys 54	ica 10_	IA 12	dd 04-	res -0x	s 54	10_	12	74	_	U2	DM	AS	AD	RO	–U	2D	MA	SA	DF	27							U	2D(2	
	0 x	54	10_	12	84-	-0x	54	10_	12	⊢4	_	02		IAS	5 A L) K 8	-U	20	MA	SA		(15	• (+	YXA	\31	xC	JUI	у)	-			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SF	RCA	D	DR																												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me)		De	esc	rip	tio	n		1	1	1											
		31	0:1			Re	ad		S	RC/	٩DE	DR	So	urc	e Ao	ddre	ess	of a	n Me	mo	ry L	.002	atio	n fo	or In	En	dpo	oint	Trai	nsfe	rs:	
													lf ti	he t	rans	sfer	is fo	or ar	n Ou	t er	dpo	oint,	this	s reg	giste	r is	not	use	d.			

2.11.23 U2DMA Target Address Registers (U2DMATADRx)

If the DMA transfer is set up for an In endpoint (U2DMACMDx[XFRDIR] = 1), the U2DMATADRx register is not used and has no effect on the transfer. In this instance, the channel number defines the Endpoint FIFO that is accessed as the target for the transfer. U2DMATADR cannot contain addresses of any other internal DMA registers for Out endpoint transfers as this causes a bus error.

The address can be aligned to a byte boundary if the target address is the address of a memory location.

On power up, the bits in this register are reset to 0

2.11.23.1 U2DMA Channel 0 - 7 Target Address Registers (U2DMATADR0-7)

The registers in Table 75 contain the target address of the current Descriptor for Channels 0 - 7. The target address is the address of a memory location for Out endpoint transfers.

2.11.23.2 U2DMA Channel 8 - 15 Target Address Registers (U2DMATADR8-15) (PXA31x Processor Only)

The registers in Table 75 contain the target address of the current Descriptor for Channels 8 - 15. The target address is the address of a memory location for Out endpoint transfers.

These registers are read-only registers.

Table 75: U2DMATADRX Bit Definitions

OPENDICATION OF COLSPANSION OF COLSPAN																																
	0 x	541	0_	12()8–	-0 x	541	0_	127	78	_	U21	DM	AT	٩D	R0-	-U2	2DN	/ A 1	A	R7	,										
	0 x	541	0_	128	88-	-0 x	541	0_	12	F8	—	U2	DM	AT.	AD	R8-	-U2	2DI	/A	TA C	DR1	5	(P)	(A3	31 x	0	nly)				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TF	RG/	١D	DR																												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	its	1		Acc	es	s		Na	me	;	De	sc	rip	tio	n		1		1	1		1								
		3′	1:0			Re	ead		Т	RG	ADE	DR	Tai	r get	Ad	dre	ss c	of a	Mer	nor	y Lo		ion	for	Ou	t Er	ndpo	oint	Tra	nsf	ers:	:
													n u	ie i	ans	siel i	510	n ai		liu	poin	ι, ιι	151	eyis	lei	15 110	JUU	seu.				

Copyright © 2009 Marvell

11200



2.11.24 U2DMA Command Registers (U2DMACMDx)

The bits in these registers are cleared to 0 on power up.

2.11.24.1 U2DMA Channel 0 - 7 Command Registers (U2DMACMD0-7)

The registers shown in Table 76 contain the command and length of the current Descriptor for Channels 0-7.

2.11.24.2 U2DMA Channel 8 - 15 Command Registers (U2DMACMD8-15) (PXA31x Processor Only)

The registers shown in Table 76 contain the command and length of the current Descriptor for Channels 8-15.

These registers are read-only registers.

Table 76: U2DMACMDx Bit Definitions

Physical Address 0x5410_1210-0x5410_127C — U2DMACMD0-U2DMACMD7 U2DC 0x5410_128C-0x5410_12FC — U2DMACMD8-U2DMACMD15 (PXA31x Only) User Settings Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved Reserved LEN **STARTIRQEN** PACKCOMP EndlrqEn Reserved XFRDIR 0 ? ? 0 0 0 Reset ? ? ? ? ? ? ? ? ? ? ? ? ? 0 0 0 0 0 0 0 0 ? ? 0 0 0 Bits Access Name Description 31 Read **XFRDIR** Transfer Direction: If the source for the DMA transfer is an Endpoint FIFO address and the target for the transfer is system memory, this bit must be cleared. If the source for the DMA transfer is system memory and the target for the transfer is an Endpoint FIFO, this bit must be set to one. 0 = DMA transfer from Endpoint FIFO to system memory. 1 = DMA transfer from system memory to Endpoint FIFO. 30:23 Reserved STARTIRGE Start Interrupt Enable: 22 Read Ν Indicates that the interrupt is enabled as soon as the descriptor is loaded. 0 = Interrupt not triggered after descriptor is loaded. 1 = Set interrupt bit for that channel in the U2DINT[CHLINTR] when the descriptor (4 words) for the channel is loaded. End Interrupt Enable: 21 Read EndlraEn 0 = Interrupt is not triggered when LENGTH decrements to zero. 1 = Set the DINT interrupt bit for the channel when LENGTH decrements to zero. 20:14 Reserved Reserved


Table 76: U2DMACMDx Bit Definitions (Continued)

2.11.25 U2DMA Channel Control/Status Registers (U2DMACSRx)

2.11.25.1 U2DMA Channel 0 - 7 Control/Status Registers (U2DMACSR0-7)

The registers shown in Table 77 contain the control and status bits for the Channels 0-7.

2.11.25.2 U2DMA Channel 8 - 15 Control/Status Registers (U2DMACSR8-15) (PXA31x Processor Only)

The registers shown in Table 77 contain the control and status bits for the Channels 8-15.



These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.

	Ph 0x 0x	ys 541 541	ica 10_ 10_	IA 10 10	dd 00- 20-	res -0x -0x	s 54 54	10_ 10_	10 10	1C 3C	_	U2 U2	DN DN		CSF CSF	2 O - 2 8 -	-U2 -U2	2DN 2DN	M A	AC AC	SR SR	27 215	5 (1	РХ	A	31)	< C	Dnl	y)		U2	2DC	;	
Jser Settings																			Τ															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	•	13	12	11	10) 9		8	7	6	5	4	3	2	1	0
	RUN	reserved	STOPIRGEN	EORIRQEN	EORJMPEN	EORSTOPEN	Reserved		RASIrqEn	MaskRun	Reserved		SCEMC		SCEMI						BUSERRTYPE					REQPEND	Reserved			RASIntr	STOPINTR	ENDINTR	STARTINTR	BUSERRINTR
Reset	0	?	0	0	0	0	?	?	0	0	?	?	0	0	0	0	0	0		0	0	0	0	0		0	?	?	?	0	1	0	0	0
		Bi	ts		Ac	ce	SS		Ν	am	е		De	sc	rip	tic	on																	
						te							Bit the Set If the Set	allo tting ne c alid curs is bi rma er th er th poll d ex s te s tt	ws : ddle g RL han des t is lly. L anne cl be cl pe c d t cpps arts	soff of JN : nel scrij res J2E el o han t ar t t t t t t	twar the start is ir ptor et a: DMA or to anel ead n intel ead n intel ead ch int e ch be ch Wa If th sho	e to burst is the a add s so CSI set stop the erru ann arni me [] buld 1). []	in DN	tart the stop scri	s no s so	sto urst ed c or-fe regi is c PIN CS MAC sta the ot e tart	p th is ochain atch iste llea TR Rx[CSF atus chain anal ied I ca	ne c con r tra r U red] m ST(ST(ST(ST(ST(ST(ST(ST(ST(ST(articles art	anno ete MA MA t be PIRC OP set stop U2[VAC nwa	el. I d b and DA vhe po QEI U2 DS.	If the effor A RI NDR en the Illed N] a TR]it 2DM SRx Rx[I ed b	e rui e th JN is x, n to s nd e s se AC: [DN RUN eeha	n bit e ch s se o de nanr see t expe t. ST SRx IE] = I] sh vvior	t bel scri the scri the s the	the dinot	ed i tops writ fetc sis o terru R m R QE	n 5. ing ch fupt ust EN] A set
		3	0			—				—			Re	ser	ved																			
		2	9		Re	ead/ te	Wri	S	то	PIR	QE	N	Sto Bit ST U2 ST 0 = 1 =	op I ena OPI DM OPI = No = int	nter ables NTE ACS NTF o int erru	rup s th EN R R R R s R s r r upt	ot E lie in is cl (ST set upt ena	nab terr ear OPI bef if th	le up ec IN for ie d	ed: bt wl d, no TR] re th cha if th	her is ie c ann e c	n Už teri set cha iel cha	2DI rupt aft nne is in	MA is ers elis nu elis	CS ge sys st nin s ir	Rx ner stem arte nitia	[ST ate n re ed, lize nini	OP d af set an i ed c tiali	INTI ter t dea nter or st zed	R] is he c ssei rupt opp or s	set char rtion is g ed s stop	. If inel i. Th jene state	stop us, rate e	os. if ed. ite
		2	8		Re	ad/ te	Wri	I	EOF	RIR	QEN	N	En Sei ger 0 = 1 =	d-o tting nera Int E Er	f-Re bit ate a erru abl	trig an E upt e Ir	ive ger EOR not nter	Inte s ar -rel trig rupt	err at Ige tif	rupt nter ed i erec f U2	Er rup nte d e	nab erru ver ver	n ai pt. n if CS	n E U2 Rx		R. C MAC DRI	ilea CSI	aring Rx[l 7] is	this EOF set	s bit RIN ⁻	doe [] is	es no s set	ot	

Copyright © 2009 Marvell

	Ph 0x 0x	ysi 541 541	ica 0_ 0_	IA 10 10	dd 00- 20-	res -0x -0x	s 54 54	10_ 10_	10 10	1 C 3 C	_	U2 U2	DM/ DM/	4 C 4 C	SF SF	20- 28-	-U2 -U2	2DN 2DN	/ A (CSI CSI	R7 R15	5 (F	νXA	31:	хC	Dnl	y)		U2	DC		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19 [·]	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RUN	reserved	STOPIRGEN	EORIRGEN	EORJMPEN	EORSTOPEN	Reserved		RASIrqEn	MaskRun	Reserved		SCEMC		SCEMI	1	1			BUSERRTYPE			EORINTR	REQPEND	Reserved			RASIntr	STOPINTR	ENDINTR	STARTINTR	BUSERRINTR
Reset	0	?	0	0	0	0	?	?	0	0	?	?	0)	0	0	0	0	0	0	0	0	0	0	?	?	?	0	1	0	0	0
		Bi	ts		Ac	ce	SS		N	am	е		Des	SC	rip	tio	n															
		2	7		Re	ead/	Wri	E	OR	JM	PE	N	EOF sign jump U2D the I 0 = 1 =	IP RJN also to M/ Del U2 U2 U2 EC	A to DN DN DN DN DN DN DN DN DN DN	N C EO e ne wa or c IA c ne r IA j	n E R to ext o of th cont map ump n th	OR of the desc or the desc or the opec ops to e m	bit e U2 cript e er escr es t d er o th	con DM or o idpo ipto o ho idpo e ch	trols A. S n ar bint's r du bld t bint nani end	the settir EC ne: ring he o mak nel's	des ng E DR. (xt re this curre ces a s ne nt.	ceiv ceiv con ent o anot xt de	tor JMF ring des des the esc	flow PEN g EC eque on. scrip r re- cript	v wh cau DRJI est. otor ceiv or o	en th ses MPE See and e re n re	ne e the N ca Figu sim que ceiv	ndp U2E ause ure 2 ply st. ring	oint MA es th 23 fe wai an	i to ne or its
		2	6		Re	ad/	Wri	E	OR	STC	PE	Ν	Stop	o ti	ne c	ha	nne	l on	an	EO	R:											
						te							Sett and U2D occu See 0 = 1 =	ing se M/ urs Fiq U2 ma U2 en	EC t the ACS DV DV DV DV dpc	PRS PC SRx PC PC PC PC PC PC PC PC PC PC PC PC PC	for [ST for cont end stop	PEN spor OPI the inue poir s th	l ca ndin RQ bel es t nt m e cl	use g U EN] navi o ho nake han	s the 2DM is s or o old th es at nel t	e U2 1AC et w f the he c noth that	2DM SRx hen des curre ner r rec	A to [STO EO scrip ent c ece eive	official off	op th INTI TOF crip rec	tor a Jues	ann it. If is se and t. fron	el o et, a wait n the	n ar n int s ur e ma	n EC terru ntil t	DR upt he
		25:	24			_				_			Res	er١	/ed																	
		2	3		Re	ead/ te	Wri		RA	SIrc	ĮΕn		Req 0 = 1 =	ue Int aft Se wh stc	st A erru er ti t in ien oppe	Afte ipt he o terr a p ed.	r Cl not cha upt erip	h an trigg nne bit t	nel ger I ha for t al a	Sto ed v as si that isse	ppe vhei topp cha erts a	d In n a bed anne a Dl	terr peri el in MA	upt phe the requ	Ena ral U2 Jes	able ass DM t aft	erts AIN er tl	a D T[C ne c	MA HLI han	req NTF nel	ues R] has	st S
		2	2		N	Writ	e		Ма	skF	lun		Mas Mas U2D 0 = 1 =	k I M/ So U2 U2 So U2 U2	Run J2D ACS ftwa DN ftwa DN ftwa 2DN	: Are IAC IAC Are IAC	CS reg (pr SR SR (pr SR SR	Rx[F jiste ogra x[R x[M ogra x[R x[M	Run r. amr un] amr un] ask] du ned dur Rui ned dur Rui	ring IO ing n] is IO ing n] is	a P Writ a W 0. Writ a W	rogr te) v /rite te) v /rite	amn vill b trar vill r trar	ned be a nsa not nsa	IO able ctio be a ctio	Writ to r n in able n in	e to nod whi to r whi	the ify ch nod ch	ify		
		21:	20			—				_			Res	er١	/ed																	



PXA3xx (88AP3xx) Processor Family Vol. IV: Serial Controller Configuration Developers Manual

r	Ph 0x 0x	ys 541 541	ica 10_ 10_	1 A 10 10	.dd 00- 20-	res -0x -0x	s 54 54	10_ 10_	_10 _10	1 C 3 C	_	U2 U2	DN DN		SF SF	२०- २8-	-U2 -U2	DN DN		SF SF	۲ 15	(P	XA	31:	x C	nl	y)		02	2DC	;	_
gs																																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ī
	RUN	reserved	STOPIRQEN	EORIRGEN	EORJMPEN	EORSTOPEN	Reserved		RASIrqEn	MaskRun	Reserved		SCEMC		SCEMI					BUSERRTYPE			EORINTR	REQPEND	Reserved			RASIntr	STOPINTR	ENDINTR	STARTINTR	
	0	?	0	0	0	0	?	?	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	?	?	?	0	1	0	0	Ť
		Bi	ts		A	ce	ss		Ν	am	e		De	esc	rip	tio	n															
		19:	:18		ŀ	Rea	d		S	CEN	ЛС		Sy Th BL	is bi JSEI 00	пв t fie RRT = W	us : Id is 'YP /rite	spii s onl E = Cor	y va 0b0 nole	alid v 11.	whe	n th	e B	USE	ess: ERR	age INT	R b	it is :	set a	and	the		
														01	= S'	vste	m E	Bus I	Brid	ge E	Irro	r										
														10	= S	, yste	m E	sus (Com	nple	ter E	Erro	r									
														11 :	= re	ser	ved															
		17	:13		F	Rea	d		S	CEI	MI		Sy	ster	n B	us	Spli	t Co	mp	leti	on E	Erro	r M	essa	age	Ind	lex.					
													Th BL	is bi JSEI	t fie RRT	ld is 'YP	s onl E =	y va 0b0	alid v 11.	whe	n th	e B	USE	RR	INT	R b	it is	set a	and	the		
														lf B	US	SCE	MC	; = 0	b00)												
															000	00	= No	orma	al co	omp	letic	n										
															All	othe	er va	lues	s re	serv	/ed											
														lf B	US: 000	SCE 100 :	EMC = Sy	; = 0 /stei	1601 m b	us b	ridg	le re	eceiv	ved	a m	aste	er at	oort	on t	he		
															000	01 :	= Sy	iesti /stei	nati m bi nati	on us b on	ridg	le re	eceiv	ved	a ta	rget	t abo	ort o	n th	e		
															All (othe	er va	lues	s re	serv	/ed											
														lf B	US	SCE	EMC	; = 0	b10)	•••											
															000	00	= Sy	/stei	m b	us c	om	olete	er by	yte c	our	nt ou	ut of	ran	ge			
															1XX	XX	= S i	s us	em k ed t	ous o er	com	nple de a	ter o dev	devio /ice-	ce-s spe	pec cific	ific e	erroi or c	r. S0 ode	CEN	11[3:	:
															All (othe	er va	lues	s re	serv	/ed											

	Ph 0x 0x	ysi 541 541	ica 10_ 10	IA 10	dd 00- 20-	res -0x -0x	54 54	10_	10	1C 3C	_	U2	D	MAC	SF	2 O 2 8	-U2		1 A 1 A		27	. /F	ο Υ Δ	31	v ()nl	v)		U2	DC	;	
User					20-												-02		Г			, (i			Ì		y)					
Settings Bit	31	30	29	28	27	26	25	24	23	22	21	20	1	9 18	17	10	6 15	14	1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	-												-				-		-	ш		1			-	1	-	-	-	_	-	°
	RUN	reserved	STOPIRQEN	EORIRQEN	EORJMPEN	EORSTOPEN	Reserved		RASIrqEn	MaskRun	Reserved		C M L C C	SCEMC	SCEMI					BUSERRTYP			EORINTR	REQPEND	Reserved			RASIntr	STOPINTR	ENDINTR	STARTINTR	BUSERRINTF
Reset	0	?	0	0	0	0	?	?	0	0	?	?	0) 0	0	0	0	0	0	0	0	0	0	0	?	?	?	0	1	0	0	0
		Bi	ts	-	Ac	ce	ss		Ν	am	e		C	Desc	rip	ti	on												-			
		12: 	.10		Re	kea	d	В	EO	RIN	ITR	PE	E	Fhis bir o char Bus. BUSSE 000 001 010 011 100 All o End of	t fie in el ERF = S =	Id I-re No Sy: Sy: Sy: Sy:	YPE Syst stem stem (value sive:	ly va l, U2 is cli em Bus Bus Bus Bus Bus Bus Sus Sus Sus Sus	ealic 2D Bu S N S Ti S On. S R S C S C S C S C S C S C S C S C S C S C	d whe MA-ir ared b us Err Aaster arget classe class cl	n th nitia y clo or e Abo SC Fime able	e B ted eari xist ort c EM eou ed b	USE data ng E s on a on a C ar t on y se	ERR a trai BUSI U2E Tror nd S a U2 ttting	INT nsfe ERI DM OM CE 2DM 2DM	R b Pr ei RIN A-ini a U MI f MA-i	it is rrors TR. itiate 2DN or de nitia IACF	set, on d tra d tra ited t R[RE	and the ans ansa nitia s of tran ETR	it a Syst actio ted ted YTC	pplid tem n tran or.) ion. DEN	es s-]] =
					te (e 1 1 Clea	to ar						T S D T O 1	The Er ecceives sample behavio fo clea 0 = DN stil 1 = Ch FIF de U2 The be tNote: when c	nd o e da e fro or o ur E MA (anr EO Scri DV hav This char	of F ta. of the of the OF co ctivnel an iption 1A vion	Recei the p he de RINT, ntinu vely r l map d ha ion o duri r of th pit sho	ve b RINT peripescri writi ess v ecce ppec s ccc f U2 ng tl nis b puld e di	bit i f iso phe phe wit ivi d e phis bit i	indica s set a eral's or dur 0b1 to th cur ing da endpo mAC s con is con is con <i>e igno</i>	tes after reco ing o the ren ata. bint d a SR ditic ditic trol orea of th	the the eive this e bit t de has ll re x[E on. led <i>I for</i> ne e	stat e U2 FIF cor t. escrives or or by the fIN e	us c DM/ O. F aditio iptor data ve tr IMP ne U endp oint	of th A re- Figu on. T be a re ans EN 22D ooin for	e m eads re 2 ecau ema sact] for CR[ts a the	app sout 23 illu inin ions r the SPE nd n	ed e the ustra g in . Re bel COR nust	endp last ates end its r efer nav EN] <i>be</i>	oint trai the poir rece to the for c bit. clea	's ling at is eive he of th <i>red</i>	ie



PXA3xx (88AP3xx) Processor Family Vol. IV: Serial Controller Configuration Developers Manual

	Ph 0x 0x	ys 54 54	ica 10_ 10_	IA 10 10	dd 00- 20-	res -0x -0x	s 54 54	10_ 10_	10 10	1 C 3 C	_	U2 U2	DN DN	1A (1A (SF SF	20- 28-	-U2 -U2	DN DN		CSF CSF	₹7 ₹15	(P	XA	31:	x C	nl	y)		02	2DC	;	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RUN	reserved	STOPIRQEN	EORIRQEN	EORJMPEN	EORSTOPEN	Reserved		RASIrqEn	MaskRun	Reserved	-	SCEMC		SCEMI	-				BUSERRTYPE	-		EORINTR	REQPEND	Reserved			RASIntr	STOPINTR	ENDINTR	STARTINTR	BUSERRINTR
Reset	0	?	0	0	0	0	?	?	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	?	?	?	0	1	0	0	0
		Bi	ts		Ac	ce	ss		Ν	am	е		De	sc	rip	tio	n															
		5	3		F	Rea	d		RE	QPE	END)	Re The cha RE or 1 Re If D sto DR RE 0 = 1 =	que e Re anne CQP the ad c DRE p th EQ CQP = Nc = A	est F eque el. ENE requ or W Q a ass ENE o req requ	Pen est D is uest /rite sse har serti D m que	ding Pen clea has fror rtior inel, on ii ust l st is	g: ding s jus m th n set nfor pe re s pe	for to be e ex ts R QP mati ese ndii dinq	indi a ch een i xterr EQF ENE ion, t by ng fo	cate nanr ssu nal c PEN) an will a de or the	es a nel if ed t com ID a d th not escr ne c e ch	per tha o th pan nd l e in rem ipto har anr	t cha e me ion c J2D terna ain s r tha nel.	ann emc chip MA al re set. it tra	que el h ory i to i CSI egis If th	st fo as n nter men Rx[F ters fers	or the face hory that ann dum	e DI endi e in c] is c t hol nel is nmy	MA ng r clea clea d th s res dat	eque e of a red starte	est a to ed,
		7	:5			_			Re	ser	ved		Re	ser	ved																	
			4		Re te	e 1 t Clea	Wri to ar		R	ASI	ntr		Re has des cor pro cle clo 0 = 1 =	e Re s ge scrip ogra arin ck. = No = Int aft	eque nera otor on r mm g th o int erru er t	Afte est and and nus ed l is b erru upt	r Cl Afte d a r d ha t be /O. it by upt cau resp	r Ch equ s no har A no v wri sed	nel est o ne odle ew o iting duo ive	Stop for a d eit desc a 1 e to cha	a ch escr her to i a re	d: ped ann ipto by s or m t, or eque	bit i el th setti ust the est	ndic lat h lits o be l bit v mac ed.	ate as o des p a oad will le b	s th corrip nev led only	at an plet tor c v de and / cle	n Er ed it scrip ena ar fo	ndpo ts la n. Ti otor bleo or a	oint Ist or ti d pri sing t FII	FIFC error nrou or to jle	D Igh D
		:	3		F	Rea	d		STC	DPI	NTF	2	Sto Sto If th U2 So Re the 0 = 1 =	pp In he c DM ftwa prog cha th Th	nter han ACS ire r gran anne e cl	rupt inel SRx nus nmi el. han	is a is u [ST t cle ng l nel	rea n-in OPII ar U J2D is ru is ir	id-oi itiali RQI J2D MAI MAI	nly t ized EN] MAC DAD ing niniti	oit th or s is so CSR DRx aliz	nat r stop et, tl tx[S and ed o	efle ped ne U TOF set	cts t , ST J2DI PIRC ting topp	he o OP MA QEN U2I	chai INT gen I] to DM/	nnel R is erat res ACS te.	's st set. es a et th iRx[l	ate. If an ir ie in RUN	nterr nterr N] re	upt. upt. star	ts

Physical Address 0x5410_1000-0x5410_101C — U2DMACS 0x5410_1020-0x5410_103C — U2DMACS	R0–U2DMACSR7 R8–U2DMACSR15 (PXA31x Only)	U2DC
ser ettings		
it 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
RUN reserved STOPIRQEN EORIRQEN EORJMPEN EORJMPEN Reserved RaSirgEn MaskRun Reserved SCEMC	BUSERRTYPE BUSERRTYPE EORINTR REQPEND Reserved Reserved	STOPINTR ENDINTR STARTINTR BUSERRINTR
eset 0 ? 0 0 0 0 ? ? 0 0 ? ? 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 ? ? 0	1 0 0 0
Bits Access Name Descrip	ption	
2 Read/Wri ENDINTR End Inter te 1 to Clear The End successfu this bit an the value 0 = No in 1 = Interr trans	Interrupt bit indicates that the current descriptor fin ully and that U2DMACMDx[ENDIRQEN] is set. Wri nd reset the corresponding interrupt. Writing a 0 ha of this bit or the corresponding interrupt. nterrupt rupt was caused due to successful completion c iaction and U2DMACMDx[LEN] = 0.	shed e a 1 to clear s no effect on f the current
1 Read/Wri STARTINTR Start Inter te 1 to Clear Clear Clear this effect on 0 = No in 1 = Intern	errupt: Interrupt bit indicates that the current descriptor w ully and that U2DMACMDx[STARTIRQEN] is set. V bit and reset the corresponding interrupt. Writing a the value of this bit or the corresponding interrupt. Interrupt rupt was caused due to successful descriptor fe	as loaded /rite a 1 to 0 has no ch.
0 Read/Wri BUSERRINTR Bus Erro	or Interrupt:	
te 1 to Clear Clear Source or reserved Set BUSE has no ef caused tr accessibl 0 = No ir 1 = Interr	Error Interrupt bit indicates that an error occurred of on the System bus. The error may be due to a bad target address (any address that is in the non-bur space and can cause a bus error on the System b ERRINTR to reset the corresponding interrupt. Clea fect. Only one error per channel is logged. The cha ne error is not updated at the end of the transfer an e until it is reprogrammed and the corresponding r interrupt runt was caused by bus error	uring a data descriptor stable or is). iring this bit nnel that d is not in bit is set.
1 te 1 to Clear The Start Successful clear this effect on 0 = No in 1 = Intern 0 Read/Wri te 1 to Clear BUSERRINTR Bus Erro The Bus I transfer o source or reserved Set BUSE has no ef caused th accessibl 0 = No in 1 = Intern	Interrupt bit indicates that the current de ully and that U2DMACMDx[STARTIRQE] bit and reset the corresponding interrupt the value of this bit or the corresponding interrupt rupt was caused due to successful des or Interrupt: Error Interrupt bit indicates that an error of the System bus. The error may be due to target address (any address that is in the space and can cause a bus error on the ERRINTR to reset the corresponding inter fect. Only one error per channel is logge the error is not updated at the end of the t to until it is reprogrammed and the corres interrupt rupt was caused by bus error.	scriptor wa N] is set. W Writing a interrupt. scriptor fet occurred d to a bad o to a bad o to a bad o system bu grrupt. Clea d. The cha gransfer and sponding ru

Table 77: U2DMACSRx Bit Definitions (Continued)

2.11.26 U2DMA Interrupt Register (U2DMAINT)

U2DMAINT show in Table 78 logs the interrupt information for each channel. An interrupt is generated if any of the following conditions occurs:

- Any transaction error occurs on the system bus associated with the relevant channel. These transaction errors are defined in the U2DMACSRx[BUSERRTYPE] field.
- The current transfer finishes successfully and the U2DMACMDx[ENDIRQEN] bit is set.
- The current Descriptor is loaded successfully and the U2DMACMDx[STARTIRQEN] bit is set.
- U2DMACSRx[STOPERQEN] is set and the channel is in an un-initialized or stopped state.

Copyright © 2009 Marvell



- U2DMACSRx[EORIRQEN] is set and U2DMACSRx[EORINT] is set (EOR signalled by an endpoint).
- U2DMACSRx[RASIrqEn] is set and the endpoint makes a DMA request after the channel has stopped.

All U2DMA interrupts, except the one that corresponds to U2DMACSRx[STOPINTR], are cleared when software sets the respective error bit in U2DMACSRx[STOPINTR].

This is a read-only register.

Table 78: U2DMAINT Bit Definitions

	Pł	ıys	ica	I A	dd	res	5 S																						U2	DC	;	
	0 x	54	10_	10	F0						U2	DN	1AI	NT																		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d						-		-				-						-	-		CHLINTR7	CHLINTR6	CHLINTR5	CHLINTR4	CHLINTR3	CHLINTR2	CHLINTR1	CHLINTR0
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	es	s		Na	me		De	sc	rip	tio	n															
		31	8:1			_	_		F	lese	erve	d	Re	serv	ved																	
		7	:0			Re	ead		С	HLI	NTF	₹x	Ch C⊢ 0 = 1 =	ann ILIN = Nc = Int	TR> int	(Int c inc erru upt	t err i licat ipt	upt: tes t	hat	DM	A cl	han	nel	x ha	is be	een	inte	rrup	ted:			

Universal Serial Bus Host Controller

The Universal Serial Bus (USB) supports serial data exchanges between a host computer and a variety of simultaneously-accessible peripherals. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals can be attached, configured, used, and detached while the host and other peripherals continue operation. This chapter describes the PXA30x processor or the PXA31x processor USB host controller. Familiarity with the *Universal Serial Bus Specification*, Revision 1.1¹ and the *Open Host Controller Specification for USB (OHCI)*², also known as Open HCI, is assumed.

3.1 PXA3xx Processor Differences

Table 79 shows the clocks and power management differences among the PXA32x, PXA31x and PXA30x processors. Refer to each individual register for other operating differences.

Table 79: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
Host Port 1	Supported	Not Supported	Supported
Host Port 2	6 - wire	3 and 6	6 - wire
Host Port 3 Serial Modes	6 wire Single Ended	3, 4 and 6 wire Single Ended	6 wire Single Ended
VBus Control	Supported	Not Supported	Supported
Root Hub downstream ports	3	2	3
Full Speed Intergrated Transceiver	Supported	Not Supported	Supported

3.2 Features

- Adheres to current USB specification
- Manages both low-speed and full-speed USB devices
- Open Host Controller Interface (OHCI) Rev 1.0a compatible
- Root hub supports up to three downstream ports
- Integrated transceiver option

3.3 Limitations

- Only one overcurrent indicator input; no per-port overcurrent sense support
- V_{bus} enable signal for Port 1 & Port 2 only
- No integrated transceiver option on the PXA31x processor

2. Open Host Controller Interface Specification for USB, Release 1.0a, loc cit.

^{1.} The latest revision of the Universal Serial Bus Specification Revision 1.1 can be accessed on the World Wide Web Internet site at: http://www.usb.org/



Port 2 connection limited to ULPI transceiver on the PXA31x processor

3.4 Signals

This section describes the signals that are inputs or outputs of the USB host controller (see Figure 1).

Table 80:	USB Host	Controller	Signals
		Controller	Orginals

External Name	Туре	Description	Notes
USB Full-Sp (OTG) Port 2	eed Tra 2	nsceiver Differential Signals, Host Port 1 and On-the-Go	
USBH1_P	I/O	USB Full-Speed Host Port 1 D+ The positive pin of the differential pair that connects to the USB full-speed host for Port 1.	PXA32x and PXA30x Only
USBH1_N	I/O	USB Full-Speed Host Port 1 D– The negative pin of the differential pair that connects to the USB full-speed host for Port 1.	PXA32x and PXA30x Only
USBHPWR	I	USB Full-Speed Host Port Power Indicator Over-current indicator from the USB host port.	PXA32x and PXA30x Only
USBHPEN	0	USB Full-Speed Host Port 1 Power Control Controls power to USB host Port 1.	PXA32x and PXA30x Only
USBOTG_P	I/O	USB Full Speed Host/Device/OTG Port 2 D+ The positive pin of the differential pair that connects to the USB full-speed host, the USB full-speed device, or the USB OTG interface for Port 2.	PXA32x and PXA30x Only
USBOTG_N	I/O	USB Full-Speed Host/Device/OTG Port 2 D– The negative pin of the differential pair that connects to the USB full-speed host, the USB full-speed device, or the USB OTG interface for Port 2.	PXA32x and PXA30x Only
USBHPEN2	0	USB Full-Speed Host Port 2 Power Control Controls power to the USB Host Port 2. This signal is multiplexed with USB_P2_8 but depends on the value of UP2OCR[SEOS]. Refer to Chapter 1, "Universal Serial Bus Client Controller".	PXA32x and PXA30x Only
USB Full-Sp	eed Sin	gle-Ended Signals, Port 2 Host/Device/OTG	
USB_P2_1	I/O	USB Full-Speed Host/OTG Port 2 RCV/INT/SRP The receive data from an external USB transceiver for Port 2. When configured for an external OTG transceiver, this signal is an interrupt input. When configured for an external OTG power controller and the internal transceiver, this signal is the SRP detect input.	
USB_P2_2	I/O	USB Full-Speed Host/Client and OTG Port 2 OE/Valid Connects to the OE signal of an external USB transceiver for USB Port 2. This signal connects to the session valid output of an external OTG power controller.	

External Name	Туре	Description	Notes
USB_P2_3	I/O	USB Full Speed Host/Client and OTG Port 2 RXD-/SV The receive negative data line from an external USB transceiver for Port 2. For an external OTG power controller, this signal is the session valid status input.	
USB_P2_4	I/O	USB Full Speed Host/Client and OTG Port 2 TXD-/SE0_VM/SRP The transmit negative data line to an external USB transceiver for Port 2. For an external OTG transceiver, this signal is the SE0_VM bidirectional data line. For an external OTG power controller this signal is the SRP enable control output.	
USB_P2_5	I/O	USB Full-Speed Host/Client and OTG Port 2 RXD+/DAT_VP/VALID40 The receive positive data line from an external USB transceiver for Port 2. For an external OTG transceiver, this signal is the DAT_VP bidirectional data line. For an external OTG power controller, this signal is the 4.0 V Vbus valid status input.	
USB_P2_6	I/O	USB Full-Speed Host/Client and OTG Port 2 TXD+ The positive transmit data line for an external USB transceiver for Port 2.	
USB_P2_7	I/O	USB Full-Speed Host/Client and OTG Port 2 Speed/OTGID Speed select signal for USB Port 2 when configured for an external USB transceiver. Provides the OTG ID configuration using the internal transceiver.	PXA32x and PXA30x Only
USB_P2_8	I/O	USB Full-Speed Host/Client and OTG Port 2 Suspend Suspend enable for USB Port 2 when configured for an external USB OTG transceiver.	PXA32x and PXA30x Only
USB Full-Sp	eed Sin	gle-Ended Signals, Port 3 Host	
USB_P3_1	I/O	USB Full-Speed Host Port 3 RCV Receive data signal that connects to an external transceiver or the transceiver interface of a USB client controller as defined by the CFG bits in the USB Port 3 Output Control Register (UP3OCR) or the U2D Host Port 3 Control Register (U2DP3CR).	1, 2
USB_P3_2	I/O	USB Full-Speed Host Port 3 OE Output enable signal that connects to an external transceiver or the transceiver interface of a USB client controller as defined by the CFG bits in the USB Port 3 Output Control Register (UP3OCR) or the U2D Host Port 3 Control Register (U2DP3CR).	1, 2
USB_P3_3	I/O	USB Full-Speed Host Port 3 RXD Receive data (–) signal that connects to an external transceiver or the transceiver interface of a USB client controller as defined by the CFG bits in the USB Port 3 Output Control Register (UP3OCR) or the U2D Host Port 3 Control Register (U2DP3CR).	1, 2
USB_P3_4	I/O	USB Full-Speed Host Port 3 TXD Transmit data (–) signal that connects to an external transceiver or the transceiver interface of a USB client controller as defined by the CFG bits in the USB Port 3 Output Control Register (UP3OCR) or the U2D Host Port 3 Control Register (U2DP3CR).	1, 2

Table 80: USB Host Controller Signals (Continued)



Table 80: USB Host Controller Signals (Continued)

USB_P3_5 I	I/O	USB Full-Speed Host Port 3 RXD+ Receive data (+) signal that connects to an external transceiver or the transceiver interface of a USB client controller as defined by the CFG bits in the USB Port 3 Output Control Register (UP3OCR) or the U2D Host Port 3 Control Register (U2DP3CR).	1, 2
USB_P3_6 I/	I/O	USB Full-Speed Host Port 3 TXD+ Transmit data (+) signal that connects to an external transceiver or the transceiver interface of a USB client controller as defined by the CFG bits in the USB Port 3 Output Control Register (UP3OCR) or the U2D Host Port 3 Control Register (U2DP3CR).	1, 2

1. The USB Port 3 Output Control Register (UP3OCR) is defined in the USB Device Controller chatper for the PXA32x processor and PXA30x processor.

2. The U2D Host Port 3 Control Register (U2DP3CR) is defined in the USB 2.0 Device Controller chapter for the PXA31x processor.

A USB host must supply 5.0 V as required by the USB specification. However, the processor does not have 5.0-Volt-tolerant pads, so system designers must provide an external device to conntect the USBHPEN and USBHPWR pins to the power supply and over-current detection circuits.

Table 81: USB Host Controller Interface Signals Summary (PXA31x Processor Only)

External Name	Туре	Description
USB Single E	nded In	terface Signals, Host Port 3
P3_2	0	USB OE
P3_6	0	USB TxD+
P3_4	0	USB TxSE0
P3_5	I	USB RxD+
P3_3	I	USB RxD-
P3_1	I	USB RxD (Differential output from PHY)
USBHPEN	0	USB Power Control Controls power to the external USB host PHY. USBHPEN reflects the status of the UHCRHPSx[PPS] bits and can be used to control an external power-switching device that supplies power to USB peripherals. The USB host can be programmed to change the polarity of these signals to active low. These signals are multiplexed with GPIO pins. Refer to the GPIO section for details on configuration.

External Name	Туре	Description
USBHPWR	I	USB Power Indicator Over-current indicator from the external USB host PHY. The USB host can be programmed to change the polarity of this signal to active low. This signal is multiplexed with GPIO pins. See the GPIO chapter for details on configuring GPIO signals.
USB ULPI 6-p	in Seria	I Mode Interface Signals, OTG Host Port 2
ULPI_DATA[0]	0	USB OE (Active Low Internal \rightarrow Active High External)
ULPI_DATA[1]	0	USB TxD+
ULPI_DATA[2]	0	USB TxSE0
ULPI_DATA[4]	I	USB RxD+
ULPI_DATA[5]	1	USB RxD-
ULPI_DATA[6]	I	USB RxD (Differential output from PHY)

Table 81: USB Host Controller Interface Signals Summary (PXA31x Processor Only) (Continued)

3.5 Operation

Although the PXA32x processor and PXA30x processor provides three USB host ports, the first port is configured by the USB host. The second and third USB host ports must be configured through both the USB host and the USB Device Controller (UDC) registers. The PXA30x supports one full differential port (Port 1) with an integrated transceiver. A second port (Port 2) can be configured in one of the following ways:

- a USB OTG interface (see the UDC chapter for more information)
- a second differential host port with integrated transceiver
- a host port with a digital single-ended interface.

A third port provides a single-ended digital interface for connection to an external Transceiver or to operate in Transceiverless mode.

Only one over-current input is accessible through the GPIO pins. All over-current events are reported globally regardless of which port has an over-current condition. For multiple ports, over-current can be monitored externally and logically combined with the GPIO over-current input to the processor. Alternatively, user-defined GPIO inputs and system software can monitor over-current conditions on host ports 2 and 3. The over-current GPIO does not have to be enabled, but the GPIO must be pulled to the disabled state so that false over-currents are not registered.

The PXA31x provides two USB host ports. Port 2 provides an OTG or a stand-alone host interface. Port 3 provides a digital single-ended interface to either an external transceiver or a means for communicating in Transceiverless mode. The ports must be configured using both the UHC and the USB 2.0 device controller (U2D) Configuration registers.

Also, the PXA31x has only one over-current sense input. Over-current is reported at a global level. If Port 2 and Port 3 require over-current sense detection, the signals can be logically combined externally and brought in through the over-current GPIO.

Host Port 2 over-current conditions can be detected in the the external ULPI PHY and communicated as a Serial mode interrupt to the U2D interrupt registers. Alternatively, user-defined

Copyright © 2009 Marvell



The UHC consists of an OHCI core, a bus interface unit to connect to the system bus, two small FIFOs for buffering data in and out, two input pins, two output pins, and the transceivers located in the pad unit. The bus interface unit connects to the system bus for register access and for writing and reading of the FIFOs via DMA. The registers must be accessed as 32-bit entities on 32-bit aligned addresses.







Figure 37: USB Host Controller Block Diagram (PXA31x only)

The USB host controller functions as a DMA operating on linked lists, called Endpoint Descriptors & Transfer Descriptors (EDs and TDs), created by the Host Controller Driver (HCD) and located in system memory. The HCD assigns an endpoint descriptor to each endpoint in the system. The information in these descriptors include: maximum packet size, the endpoint address, the speed of the endpoint, and the direction of data flow. A queue of TDs is linked to the ED for a specific endpoint. The TDs contain information on data toggle, shared memory buffer location, and completion status codes. The HCD creates these ED lists and TD queues and then passes control to the UHC for processing. The HCD adds to the TD queues and the UHC removes from the queues by linking a finished TD with the done queue. The UHC updates fields (such as current buffer pointer and condition code) in the TD in system memory space upon completion of a TD.

Interrupt EDs are maintained in the HCCA¹. The HCD must also maintain the state of the UHC (operational, resume, suspend, reset), the list processing pointers (the UHCBHED and UHCCHED registers), list processing enables (UHCHCON[BLE], UHCHCON[CLE], UHCHCON[IE], UHCHCON[PLE]), and interrupt enables (UHCINTE).



Note

In Isochronous Transfer mode, the latency associated with using VLIO and PCMCIA memory accesses may violate the 10-µs time limit. As a result, the USB host controller sends a corrupted CRC (an out packet) or not issue an ACK; in the latter case, an interrupt occurs (if enabled) and the ISO packet is dropped by software.

1. See the OHCI Rev.1.0a specification, page 9, section 3.2.2 for details.



3.6 USB Host Port Serial Configurations

3.6.1 USB Host Port 2 Serial Selection

The USB host (UHC) Port 2 serial selection (P2SS) bits in the U2D Host Port 3 Control Register (U2DP3CR) are used to select between 3-pin or 6-pin ULPI modes in the USB Mux. Internally the UHC Port 2 has a 6-pin single-ended interface and this field allows the software to convert the internal UHC Port 2 interface to one that matches the external off-chip ULPI PHY.



Note

Note

The TXEN_n of the UHC Port 2 is inverted to the ULPI PHY so that all zeros is the idle condition on the ULPI interface.

3.6.2 USB Host Port 3 Serial Selection

The USB host (UHC) Port 3 serial selection (P3SS) bits in the U2D Host Port 3 Control Register (U2DP3CR) are used to select between the CEA-2011 3-pin and 4-pin modes as well as the legacy 6-pin mode at the GPIOs of the UHC Port 3 interface. Internally the UHC Port 3 is a 6-pin single-ended interface and this field allows the software to convert the internal interface to the 3-pin, 4-pin, and 6-pin modes.



Refer to the CEA-2011 specification for more details on these 3-pin and 4-pin interfaces.

The U2DP3CR[P3SS] field and the UHC Port 3 configuration U2DP3CR[CFG] field can be combined together to select between host, client, or passthru modes and 3, 4, or 6-pin modes of the external connection on the GPIO pads for the UHC Port 3 interface

The following table describes each of the supported serial modes available at the GPIOs for the UHC Port 3 interface:

Pin	Туре	Description
6-wire single ended		
OE_n/INT_n	I/O	Transmit Enable (active low) or Interrupt (active low) when suspended
DAT_VP	output	Transmit Data
SE0_VM	output	Transmit Single Ended 0 (SE0)
DP	input	Receive D+
DM	input	Receive D-
RCV	input	Differential receiver output from PHY
6-wire differential		
OE_n/INT_n	I/O	Transmit Enable (active low) or Interrupt (active low) when suspended
DAT_VP	output	Transmit D+

Copyright © 2009 Marvell

Pin	Туре	Description
SE0_VM	output	Transmit D-
DP	input	Receive D+
DM	input	Receive D-
RCV	input	Differential receiver output from PHY
3-wire CEA-2011		
OE_n/INT_n	I/O	Transmit Enable (active low) or Interrupt (active low) when suspended
DAT_VP	I/O	Transmit Differntial Data when TXEN_n is low Receive Differential Data when TXEN_n is high
SE0_VM	I/O	Transmit Single Ended Zero (SE0) when TXEN_n is low Receive Single Ended Zero (SE0) when TXEN_n is high
4-wire CEA-2011		
OE_n/INT_n	I/O	Transmit enable (active low) or Interrupt (active low) when suspended
VP_DP	I/O	Transmit D+ when TXEN_n is low Receive D+ when TXEN_n is high
VM_DM	I/O	Transmit D- when TXEN_n is low Receive D- when TXEN_n is high
RCV	input	Differential receiver output from the PHY

3.7 USB Host Port 3 Configuration

The USB host Port 3 configuration (CFG) bits in the U2D Host Port 3 Control Register (U2DP3CR) or USB Port 3 Output Control Register (UP3OCR) are used to set the operating configuration for Port 3 of the USB Host controller. This port can be used to connect to an external device and/or transceiver in several different configurations. The USB Host controller Port 3 inputs can be used to provide a wakeup when resume signalling is detected. USB Host controller Port 3 inputs can not be used to provide a wakeup when a connect/disconnect is detected. For information on programming wakeup events, refer to the Clocks Controller and Power Management Chapter in PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual.

Table 82 shows the possible Port 3 configurations and register settings for these configurations.

Table 82:	USB Host	Controller	Port 3	Config	uration	Selection	Values
-----------	----------	------------	--------	--------	---------	-----------	--------

GPIO	Port 3 Configuration	- UP3OCR[CFG] / U2DF	P3CR[CFG]
Function Port	0x0	0x1	0x2
USB_P3_1	UHC Rx Data (RCV - in)	USB_P2_1	UHC Rx Data (RCV - out)
USB_P3_2	UHC OE (OE_n - out)	USB_P2_2	UHC OE (OE_n - in)



GPIO	Port 3 Configuration	- UP3OCR[CFG] / U2DF	P3CR[CFG]
Function Port	0x0	0x1	0x2
USB_P3_3	UHC Rx D– (VM - in)	USB_P2_3	UHC Rx D- (VM - out)
USB_P3_4	UHC Tx D– (VMO - out)	USB_P2_4	UHC Tx D- (VMO - in)
USB_P3_5	UHC Rx D+ (VP - in)	USB_P2_5	UHC Rx D+ (VP - out)
USB_P3_6	UHC Tx D+ (VPO - out)	USB_P2_6	UHC Tx D+ (VPO - in)

Table 82: USB Host Controller Port 3 Configuration Selection Values

3.7.1 Transciever Host Mode

When U2DP3CR[CFG] is cleared to 0x0, the USB Host controller Port 3 is configured to connect the internal USB Host controller Port 3 outputs to an external USB transceiver. See Figure 4 below.

Figure 38: Host Mode Block Diagram



3.7.2 Transceiver-less Host Mode

When CFG is set to 0x2, the USB Host controller Port 3 is configured to connect the processor USB Host controller Port 3 outputs to an external USB device controller, with the external USB device controller providing the output enable control to the processor USB Host controller Port 3 transceiver. In this mode, Port 3 is best thought of as looking like a transceiver to the external device. See Figure 5 below.

An over-current detect input and a power control signal are also provided to enable control of a standard USB host transceiver. These are always provided on USBHPEN and USBHPWR regardless of other functions.

Copyright © 2009 Marvell





1

Note

The P2SS and P3SS fields in this register can be used to configure the size of the interface to the external chips (3-pin, 4-pin, or 6-pin).

3.7.3 Pass Through Mode

When CFG is set to 0x1, the USB Host controller Port 3 is configured to connect an external USB device controller to the USB Host controller Port 2 single-ended outputs. In this configuration, the external USB device controller USB signals are output directly to the processor USB Host controller Port 2 single-ended outputs with no control from the processor USB modules. For this mode to operate correctly, UP2OCR[HXOE] must be cleared to 0.See Figure 40 below.



Figure 40: Pass Through Mode Block Diagram



3.7.4 Interrupts

The USB host controller generates two interrupts to the interrupt controller (see the *Interrupt Controller* chapter in Vol. I of this document for details).

- An OHCI USB interrupt (generated from the Interrupt Status register; see Section 3.8.5)
 - All other USB host controller event interrupts (see Section 3.8.24)
 - Buffer-access interrupt
 - Remote wakeup interrupt
 - Bus Master Abort interrupt

- Bus Target Abort interrupt
- Port-resume signal interrupt
- OHCI-initiated interface clear signal interrupt (transfer abort)
- USB port power over-current exception interrupts

3.7.5 **Programming Considerations**

Note

PXA31x Only: The USB Port 2 is only used as an OTG Host port connected to an external ULPI PHY. Before performing the following steps, the GPIOs and ULPI PHY need to be already configured and set up for host mode operation using the U2D configuration registers. See the U2D chapter for more information about how this is done.

Recommended software flow to enable a port is as follows:

- 1. Verify that ASCR[RDH] = 0 (refer to the Slave Power Management Unit for details)
- 2. Set the USBHPEN & USBHPWR GPIOs as necessary
- 3. Enable the appropriate ports by clearing the UHCHR[SSEx] bit
- 4. Clear UHCHR[SSE] bit
- 5. Set the PSPL & PCPL bits to the preferred polarity
- 6. Set UHCHIR[UPSx] over-current sense, and any other necessary non-OHCI interrupts
- 7. Set UHCHR[FHR], wait > 10us, then clear FHR to perform a hard reset on the UHC
- 8. Set the base address for the HC Communications Area (HCCA) via UHCHCCA
- 9. Place the UHC in the USB Operational mode via UHCHCON[HCFS]
- 10. Clear UHCRHDA[NOCP] to enable over-current protection
- 11. Verify UHCRHDA[OCPM] is cleared since the UHC only supports global over-current reporting
- 12. Clear UHCRHDA[NPS] to enable port power switching
- 13. Set UHCRHDA[PSM] for per-port power control
- 14. Set appropriate UHCRHPSx[PPS] bit to enable port power (V_{bus})
- 15. Wait for Device Connected detection read until UHCRHPS2[CSC] is set
- 16. Enable Port 2 set UHCRHS[PES]
- 17. Wait for Port 2 Enable Status read until UHCRHPS2[PESC] is set
- 18. Optionally, poll CCS bit until a connection is established and then proceed per specification. For example, when CCS goes high, a port reset could be done, at which point UHCHPSx[PES] would get set at the end of the USB Reset; SOFs would automatically start being transmitted afterward

3.7.6 Power Management

The Open Host Controller Interface Specification for the USB defines a port power-switching mechanism.

- All ports can be continuously powered, or the power can be switched.
- Power switching can be globally switched for all ports or individually switched.

The power switching is independent of the port state, such as its speed, or whether it is connected or enabled. The USB clocks must be running to disable or enable power-enable features.

This USB host controller has the following features that support power-conservation features of the Open Host Controller Interface:



- USB clock stopping
- Port power-enable
- Port Resume interrupt

3.7.6.1 USB Suspend



Note

Refer to the Clocks Controller and Power Management chapter in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for system level Power mode details. The ASCR[RDH] bit in the Application Subsystem Power Management Unit (APMU) should be cleared after exiting any system reset and S2/D3/C4 and prior to enumeration. Clearing this bit too early or too late may cause undesired values on the GPIO pins.

The USB clocks can be stopped at any time. However, stopping the clocks is recommended only when the USB is in the USB Suspend state, which is reached when there has been no activity on the bus for more than 3 ms. In the suspend state, the ports' transmit circuits are turned off while the receivers are left on in order to detect Resume signaling. The asynchronous interrupt is then generated to wake up the PMU controller (refer to the power management chapters for details). The USB clock should be turned off to enable the wakeup event to occur; otherwise, a false wakeup event could be triggered. Note that an over-current condition on a port can also cause an interrupt to be sent asynchronously to the wakeup controller of the PMU unit (see the power management chapters) to restart clocks.

Full-speed transceivers have a Suspend pin input that enables the controller to place the PHY into a low-power mode. For standlone host applications, a GPIO could be used to control the pin on the transceiver and enable the low-power mode.



Note

PXA31x Only: For the UHC Port 2, the external ULPI PHY must be put into low-power mode manually, by bringing the ULPI PHY out of serial mode and putting it into low-power mode. Any wakeup conditions will be indicated via the U2D interrupt register while the PHY is in low-power mode (see the U2D chapter for more details about how to do this) or through GPIO wakeups if the U2D is powered off. The external PHY can also be put into low-power mode whenever a device is not connected via the U2D control registers (see the U2D chapter for more details). Any mode change requires U2D intervention in order to switch the state of the PHY; the UHC has no direct control over the ULPI PHY.

3.7.6.2 Port Resume Interrupt

The Port Resume interrupt does not depend on the USB or the system bus clocks to be running. This interrupt indicates that an event has occurred on the USB bus that requires the USB clocks to be restarted. If the USB clocks are not running and and the remote wakeup interrupt is enabled via UHCHIE[RWIE], then a port-resume event asynchronously sends an interrupt to the wakeup controller of the PMU unit. Once the clocks have been restarted, a non-OHCI interrupt is sent to the interrupt controller. If the USB clocks are running, the host controller OHCI interrupt handles any interrupt conditions.

Three events can cause a USB Port Resume interrupt:

A device is connected (indicated by one of the USB port signals being pulled high)

- A device is disconnected (indicated by both the USB port signals being pulled low)
- A remote resume signal from a currently connected device (indicated by an idle \rightarrow K-state transition on the USB)

Note

PXA31x Only: For the UHC Port 2, the Port Resume detection must be handled by the software interrupt routine for ULPI interrupts in the U2D. This includes reading the ULPI PHY registers to determine the interrupt cause (see the U2D chapter for more details).

3.7.6.3 Suggested Power-Management Routines

The following power management routines are given as examples on how to map certain USB events to platform low-power modes. The following items apply to all of the suggested power-management routines in this section:

- The USB Port Resume interrupt is not generated when a device is connected unless UHCHR[SSE], the Sleep Standby Enable bit, is cleared.
- First start the USB clock before setting the Global Power Enable bit UHCRHS[LPSC].
- To enable the appropriate UHC wakeup sources in the respective Power mode, write BPMU Application Subsystem wakeup from Dx to D0 State Enable Registers for D1, D2, or D3 (AD1D0ER, AD2D0ER, or AD3ER). The UHC has wakeup sources on WEUSBH, WEDMUX3, WEDMUX2, WEOTG bits in the AD1D0ER, AD2D0ER, and AD3ER registers.



Note

To prevent false USB Host wakeups from occurring the Sleep Standby Enable bits for each port (UHCHR[SSEP1], UHCHR[SSEP2], UHCHR[SSEP3]) must be cleared and the main Sleep Standby Enable bit (UHCHR[SSE]) must be also be cleared before going into a Low-power mode.



Note

The USB Port Resume interrupt is not generated when a device is connected unless the Sleep Standby Enable bit is cleared. To set the Global Power Enable bit, it is necessary to first start the USB clock.

One of these routines should be followed before any low-power state is entered.

3.7.6.3.1 Low-Power Mode in Suspend State Sequence

Perform the following in sequence to put the USB system into Low-power mode:

- 1. Wait for the USB to enter either a global suspend state or a port suspend.
- Set the appropriate Port Suspend bit (UHCRHPS1[PSS] or UHCRHPS2[PSS] or UHCRHPS3[PSS]). For a global USB Suspend, use UHCHCON[HCFS] to place the controller in a global USB Suspend state. This can be automatic after 3 ms of inactivity on the USB.
- 3. Wait for the Port Suspend bit (UHCRHPS1[PSS] or UHCRHPS2[PSS] or UHCRHPS3[PSS]) to be set. The USB is now in Suspend mode.
- 4. Verify the Sleep Standby Enable bit (UHCHR[SSE]) is cleared, enabling power to the USB single-ended receivers and the USB port power supplies.



5. Enter low power modeD3 by writing to the Intel XScale® core PWRMODE Register (CP14 Register 7).



Note

Software waits for the USB Port Resume interrupt to go active. Start the USB clock, and the host controller restarts.



Note

PXA31x Only: For UHC Port 2, the ULPI PHY should be put in Low-power mode after step 3 in the above sequence (see the U2D chapter for details).

3.7.6.3.2 Low-Power Mode after Device Disconnect Sequence

Follow this sequence to activate Low-power mode:

- Wait for port-connection status to clear (UHCRHPSx[CCS]), indicating no device is connected; or wait for the USB Port Resume interrupt if the USB clock is stopped and check the connection status.
- Verify the Sleep Standby Enable bit (UHCHR[SSE]) is cleared to enable power to the downstream ports.
- 3. Enter Low-power mode D3 by writing to the Intel XScale® core PWRMODE Register (CP14 Register 7).



Note

The port is now powered down. Software waits for the USB Port Resume interrupt before restarting the USB clock. If the USB clocks are stopped in any mode other than that described above, the host controller and any connected device might need re-initialization.



Note

PXA31x Only: For UHC Port 2, the ULPI PHY should be put in Low-power mode after step 1 in the above sequence (see the U2D chapters for details).

3.8 Register Descriptions

The USB host controller block contains control and status registers in addition to registers required by the OHCI specification (0x4C00_0000 – 0x4C00_006C).

3.8.1 Register Summary

Table 83 lists these registers and their memory-mapped locations. All registers must be accessed as 32-bit entities. The DMA controller should not be used to read these registers because read errors occur during an odd (non-8-byte-aligned address, that is, address[2] = 1) read.

Physical Address	Name	Description	Page
0x4C00_0000	UHCREV	UHC HCI Specification Revision (UHCREV)	3-242
0x4C00_0004	UHCHCON	UHC Host Control Register (UHCHCON)	3-242
0x4C00_0008	UHCCOMS	UHC Command Status (UHCCOMS)	3-246
0x4C00_000C	UHCINTS	UHC Interrupt Status (UHCINTS)	3-248
0x4C00_0010	UHCINTE	UHC Interrupt Enable (UHCINTE)	3-250
0x4C00_0014	UHCINTD	UHC Interrupt Disable (UHCINTD)	3-251
0x4C00_0018	UHCHCCA	UHC Host Controller Communication Area (UHCHCCA)	3-252
0x4C00_001C	UHCPCED	UHC Period Current Endpoint Descriptor (UHCPCED)	3-253
0x4C00_0020	UHCCHED	UHC Control Head Endpoint Descriptor (UHCCHED)	3-253
0x4C00_0024	UHCCCED	UHC Control Current Endpoint Descriptor (UHCCCED)	3-254
0x4C00_0028	UHCBHED	UHC Bulk Head Endpoint Descriptor (UHCBHED)	3-254
0x4C00_002C	UHCBCED	UHC Bulk Current Endpoint Descriptor (UHCBCED)	3-255
0x4C00_0030	UHCDHEAD	UHC Done Head (UHCDHEAD)	3-255
0x4C00_0034	UHCFMI	UHC Frame Interval (UHCFMI)	3-256
0x4C00_0038	UHCFMR	UHC Frame Remaining (UHCFMR)	3-257
0x4C00_003C	UHCFMN	UHC Frame Number (UHCFMN)	3-258
0x4C00_0040	UHCPERS	UHC Periodic Start (UHCPERS)	3-259
0x4C00_0044	UHCLST	UHC Low-Speed Threshold (UHCLST)	3-260
0x4C00_0048	UHCRHDA	UHC Root Hub Descriptor A (UHCRHDA)	3-260
0x4C00_004C	UHCRHDB	UHC Root Hub Descriptor B (UHCRHDB)	3-262
0x4C00_0050	UHCRHS	UHC Root Hub Status (UHCRHS)	3-263
0x4C00_0054	UHCRHPS1	UHC Root Hub Port Status 1 (UHCRHPS1)	3-265
0x4C00_0058	UHCRHPS2	UHC Root Hub Port Status 2 (UHCRHPS2)	3-265
0x4C00_005C	UHCRHPS3	UHC Root Hub Port Status 3 (UHCRHPS3)	3-265
0x4C00_0060	UHCSTAT	UHC Status Register (UHCSTAT)	3-269
0x4C00_0064	UHCHR	UHC Reset Register (UHCHR)	3-273

Table 83: USB Host controller Register Addresses



Table 83: USB Host controller Register Addresses (Continued)

Physical Address	Name	Description	Page
0x4C00_0068	UHCHIE	UHC Interrupt Enable Register (UHCHIE)	3-276
0x4C00_006C	UHCHIT	UHC Interrupt Test Register (UHCHIT)	3-278
0x4C00_0070– 0x4FFF_FFFF	_	Reserved	

3.8.2 UHC HCI Specification Revision (UHCREV)

UHCREV, shown in Table 84, contains the binary-coded decimal (BCD) representation of the version of the OHCI specification for the processor. The UHC complies with the *OHCI Specification*, Rev. 1.0a so this register always has a value of 0x0000_0010.

Table 84: UHCREV Bit Definitions

	Pł 0x	nys 4C	ica 00_	I A 00	ddr 00	es	S				UF	ICF	RE/	/							UF	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	19 18 17 16 15 14 13 12								10	9	8	7	6	5	4	3	2	1	0
	Re	۶v																														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	SC	rip	tio	n															
	31:0 Read									v			Revision Indicates the revision numb is compliant with OHCI Rev									er of the OHCI specification. This USB host . 1.0a, so this register reads 0x0000_0010.										ost 0.

3.8.3 UHC Host Control Register (UHCHCON)

UHCHCON, shown in Table 85, defines the operating modes of the host controller. Most fields in this register are modified only by the host controller driver, except for the host controller functional state and remote wakeup connected fields. All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.



Table 85: UHCHCON Bit Definitions

	Ph 0x	ys 4C	ica 00	al A _00	dd 04	res	S				UF	ICI	HCON							UHC												
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	ed																		ЦМД		R R		5	BLE	CLE	ш	PLE	CBSR	
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	n															
	10				Re	ad/	Writ	te	RW	/E		Remote Wakeup Enable The host controller driver uses this bit to enable or disable the remote wakeup feature when upstream resume signaling is detected. When this bit is set and the resume detected UHCINTS[RD] bit is set, a remote wakeup is signaled to the host system. Setting this bit has not affect on the generation of a hardware interrupt. 0 = Disable remote wakeup signalling to the host system. 0 = Enable remote wakeup signalling to the host system. Remote Wakeup Connected															ote n o					
	9				Re	ad/	Writ	RWC Remote Wakeup Connected Indicates whether the UHC supports remote wakeup signaling system firmware must set this bit after reset. The UHC clears upon a hardware reset, but it does not alter it upon a software 0 = No wakeup signaling. 1 = UHC supports remote wakeup signaling.													ng. I s the e re	g. If it is, the bit e reset.										
	8				Re	ad/	Writ	te	IR				Inte De the rou driv a s the cor nev 0 = 1 =	erru tern UH ted /er oftv oftv oftv ow htro /er All Re	pt F nine IC I to f clea vare vare vare vare vare vare vare va	Rou es the the ars t ship doe this erru anis	ting rrup sys this set. o of es n bit. pts 	outin t Sta tem bit o The the ot s	ng o atus ma on a e ho UF upp rou	of ir s re anaç a ha ost c IC. oort	nterr giste gem rdw cont This SMI to t	upt er (l ent are rolle ; im l, sc	s ge JH(res res r d pler o the	ener CINT errup et, k river nen nen nen nen nal	ate S) ot (: r us tati st c	d by . If II SMI) it do ses I ses I on o contr	r eve R is J. Th es r R as f the rolle s int	ents set, e ho not a s a t e Of r dri cerru	reg inte ost alter ag HCI ver	iste erru this to in hos sho	red ots roll bit dica t uld	in are er t on ate



	Ph 0x	ys 4C	ica 00_	A 00	ddı 04	res	S				UF	ICI	ΗC	ΟN							Uŀ	IC										
User Settings																	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d														U Y														
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		D	esc	rip	tio	n		ctional State													
	7:6 Read/Write HCFS Host Controller Functional State Displays the current functional state of the USB host controller. A transition to USBOPERATIONAL from another state causes an St generation to begin 1 ms later. The host controller driver can determ whether UHC is sending SOFs by reading the start-of-frame field, UHCINTS[SF]. The UHC and change this field only in the USBSUSPEND state. The UHC can move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port. HC enters USBRESET after a hardware reset. The latter also resets the root h and asserts subsequent reset signaling to downstream ports. The rot hub is defined as the USB hub attached directly to the USB host controller (physically it is a part of the host). Root hubs can have froi to 15 downstream ports. Software must be careful to avoid an illega state transition because the UHC does not monitor the validity of the transition. For example, if the UHC is in USBOPERATIONAL, softw can mistakenly transition to USBRESUME without the UHC detectir this error. 0b00 USBRESET 0b01 USBRESUME 0b11 USBRESUME 0b11 USBRESUME 0b11 USBRESUME 0b11 USBRESUME															DF ine ub bot m 1 il e are ng																
	5				Re	ad/	Writ	e	BLI	Ē			Bu Th lis Bu dr re 0 : 1 :	ulk L ne ho t in t t. W ulk C iver -ena = Di = Er	ist E ost o the i hen Curre ablin sablin sablin	Ena con nex BL ent st a les les es j	ible trolle t fra E is ED dva st pi proc	er d me. clea poir nce roce cess	rive UF arec nts t the ssin sing ing	r se IC c d, th o ai poi ng. of t of t	ts theo e ho n EI nter he h	nis l sks t ost o 0 to 0 by oulk	bit te this be upo list	o en bit v rolle rem latir afte in th	iabl whe er d iove ng E er th ne r	e pr in it rive ed, t Bulk ne n next	oce nee r ca he l Cur ext frar	ssir ds t n m nost ren SOI ne.	ng o to p odif cor t ED	f the roce y the htrol) be	e bu ess e lis ler fore	ılk the ⊧t. If ∋

	Ph 0x	ysi 4C	ica 00	al A _00	ddı 04	re	ess				UF	ICH	100	DN							ι	UH	C											
User Settings																																		
Bit	31	30	29	28	27	2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	3 1:	2 1	11	10	9	8	7	6	5		4	3	2	1	0
	Re	se	rve	ed																_			RWE	SW5	R		HCFS	1	л Г П	CLE	ш	PLE	CBSR	
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	1	?	0	0	0	0	0	0		0	0	0	0	0
	Bi	ts			Ac	c	ess		Na	me	•		De	sc	rip	tio	n																	
	4	Bits Access Name Description I Read/Write CLE Control List Enable: The host controller driver sets this bit to enable the processing control list in the next frame. If cleared by the host controller or processing of the control list does not occur after the next SO must check this bit whenever it determines to process the list. disabled, the host controller driver can modify the list. If Contr ED is pointing to an ED to be removed, the host controller dri advance the pointer by updating Control Current ED before re list processing. 0 = Disables processing of the control list after the next SOF. 1 = Enables the processing of the control list in the next fram															e o driv DF. I DF.	f th er, JHC her Curr mu nab	e C rent ist ling															
	3				Re	a	d/Writ	e	IE				Iso The iso che set UH bul frai 0 = 1 =	chro chro ecks (er IC h k/co me : Dis En	ono ost ono s the nalts ontr (no sab	us E con us E e sta ed), s pro ol lis t the les p es p	Enal troll EDs atus UH oces sts. e cu oroc	ble: er d of IC c ssin Set rrer cess ess	driv hile this con g c tting tting ing ing	ver u e pr s bi ntinu of th g th ram g of	use oci t w les le p lis l iso iso	es t ess he per bit och	this sing n it oce iod is (nron	bit g th fine essi ic li gua nou	to e e pe ds a ng t st, a rant s El	ena eric he anc ee Ds Ds.	able odic isoc e ED d be ed to s.	/dis : list :hro 0s. lf egin: o tał	ab in cl s p æ	le p a fi ear proc effe	oroc ram ED ed (ess ect i	ess e, l (F= (dis ing n th	ing JHC 1). able the e n	of C If ed), e ext
	2				Re	a	d/Writ	e	PL	E			Pe Thi frai list bef 0 = 1 =	riod s bi me. doe ore Dis	lic L it is If c es r it s sab	ist E set lear ot h tarts les p es p	Enal to e red l nalt s pro proc	ble: by the unti oce cess ess	ble he I al ssi sing ing	the hos fter ing g of g of	e pr st c the the the	roc con e n e lis e p	ess tro ext st. peri eric	sing ller SC odio	of driv)F. l)F. l ist	the er, JH t.	e pe , pro IC n	eriod oces nust	ic siı cł	list ng c nec	in t of th k th	he d ie p is b	curr eric it	ent odic



	Ph 0x	ys 4C	ica 00_	I A _00	dd 04	res	S				Uŀ	ICF	ICO	DN							U	нс										
User Settings																																
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 11															16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved																					RWF		R	HCFS		BLE	CLE	<u>ш</u>	PLE	CBSR	
Reset	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2															?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	;		De	SC	rip	tio	n															
	1:0)			Re	ad/	Writ	e	СВ	SR			Co The cor the inte pro ED cro is r bul 0b(0b) 0b) 0b)	ntro e Co ntro e no erna oces o or espira k E 00: 11: 11:	I Bu ontr I an- n-pe al cc sect swith ons 1:1 2:1 3:1 4:1	ulk \$ ol B d bu period bunt l, in tchir he f sible serv	Serv Julk e dic I on det ng tr ram for red	vice Ser end lists how erm o bu res is a	Ra poir , Ul v m hinir ulk l oun s fc	tio: e R ht d HC any ng v EDs idai ng ollov	atio esc mu / no whe s. T ry. Ii this ws:	spe riptc st co n-er ther in ca valu	ecific omp omp to c nter se c ue.	es th EDs pare / co cont nal (of re The	ne s s). E the ntro inue cour set, nur	ervi sefo rati I EL se se nt is the nbe	ice r re p o sp Ds h rving reta hos r of	ratio roce pecifi ave g ar aine st co con	be essi fied be noth ed w contr itrol	twe ing en ier o /her olle ED	en any h its cont r dri s ov	of rol iver ver

3.8.4 UHC Command Status (UHCCOMS)

The USB host controller uses the UHC Command Status (UHCCOMS, shown in Table 86) register to receive commands that the host controller driver issues, as well as reflect the current status of the host controller. To the host controller driver, it appears to be a Write-to-Set register. Bits written as 1 become set in the register, while bits written as 0 remain unchanged in the register. In this way, the host controller driver can issue multiple distinct commands to the host controller without concern for corrupting previously issued commands. The host controller driver has read access to all of these bits.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

	Pł 0x	iys 4C	ica 00_	00	ddr 08	es	S				UF	100	0	MS			_				UF	IC							_			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved SOC															Re	sei	rve	d				-	-	-			OCR	ΒLF	CLF	HCR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		D	esc	ript	tio	۱															
	31	:18			-				Re	ser	ved		Re	eserv	/ed																	

Table 86: UHCCOMS Bit Definitions

	Ph 0x	ysi 4C	ica 00_	A 00	ddr 08	res	s				UF	ICC	0	MS							U	н	2										
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	1:	3 12	11	1	0	9	8	7	6	5	4	3	2	1	0
	Reserved SOC Reserved ?															r٧	ed										OCR	ВГF	СLF	HCR			
Reset	?	? ?															?	,	?	?	?	?	?	?	0	0	0	0					
	Bi	its Access Name Description																															
	17	:16			Re	ad			SO	C			S W W in fie at bi C T	ched he So hich hich hich vhen eld in ach s t 0b1 ven if it field ontro	uling check the occu a sco ents the sche 1. TI f UH d an ller (bits	g C duli hos urs s the dul his lCI d ti driv ar	Over ing (st cc who eduli ne cc HC I ling is ir NTS he s ver t re in	run Dver ontro en tl ng-count nter ove count sche co cren	Co rrui olle he ove ter rrup rru me oni oni ner	ount: n Co er has perio errun and pt Sta in err Sche lling itor a nted	unt s d odia err sel atu: or. l w edu ove any on	i fie ete c lis ror ts l s re lin erru pe ea	eld scte is JH egi sin a g C un i ersi ch	ind ed 1 doe det CIN ste nitia scove inte scove	icat the solution ecte NTS r. TI alize hed errur errup nt s hed	es sch ot c ed, [SC nes ed t lulir ot a che ulir	the comp the D] (se bi o 0 the p o 0 the the co the the the the the the the the the the	hum ling blete hos Sche ts a b00 verr alrea sec ing verr	ber ove be t co eduli re in and un i ady l by prob	of fr fore ntrol ing (crer wra s de beer the l blem error	ame err EO ler Dve nen ps a tect n se nost s.	es w or, F. ted arou ed t. T	<i>i</i> ith on ind his
	15	:4			_				Re	serv	/ed		R	leser	ved																		
	3				Re	ad			OC	R			0 T S 0 1)wnei his bi his in oftwa = No = Re	rship it alv nple re s HC serv	o C way me ho D vec	han ys re entat uld r requ	ge F eturr tion neve uest	Rec ns (of er v foi	ques 0 wh the (write r a cl	t: DH a 1 nar	rea CI I to nge	ad. ho th in	st c nis l co	does oit. ntro	s no	ot su f the	ippo UF	ort S IC is	MI,	ther ndin	efoi g	re,
	2				Re	ad/\	Writ	9	BLI	F			B T b lis p a b b b s p 0 1	ulk L his bi ulk lis n ED st, it c roces nd th it, cau ulk lis s still roces = Bu = En	ist F it inc st. It in the chec ssing en c ssing ssing asing able	ille is ne ks g th elea g th ner g th ner g st st p	ed: ates set I bulk this the b ars the brock proce proce	whe by th list. bit. ulk li his t ulk e ho IC c essi cessi	eth ne W As ist. bit. list or ng ing	her th host /hen s lon If thi cont t proc cont nplet	ere co UF g a s b HC ces roll es Sulk	e ar ntro IC s th it is fino sin er c pro	re a olle be nis 3 1 ds g t driv oce Ds	any er c gin bit , U a T co c ver essi	r tra drive s to is (HC D c onti doe ng t	nsf er w prc), U sta n ti nue es r he	er d /her poces IHC rts p he li e. If not s bull	esc seve ss th doe oroc st, t no et tl c list	ripto er it a le he es no essi hen TD is his b t ano	rs (T adds add ot st ng th UH S fou s fou it, th	FD) s a T of th art D se und hen ik lis	on f D t e b ulk ets t on f this	:he o ulk list his the bit



	Pł 0x	ys 4C	ica 00_	I A 00	ddı 08	res	s				UF	100	:01	ИS								UI	HC	0											
User Settings																																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3	12	11	1	0	Э	8	7	6	5		4	3	2	1	0
	Re	se	rve	d											sc	C	Re	ese	r٧	/e	d											OCR	ВГF	СГF	HCR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	?	?	?	?	?	?	3	?	?	?	?	?	?		?	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	n																		
	0	1 Read/Write CLF Control List Filled: This bit indicates whether there are a by the host controller driver wheneve control list. When UHC begins to process the here (CLF) bit. As long as CLF is 0, UHC of control list. If CLF is set, UHC starts processing to continue list, and if the host controller driver do when UHC completes processing the processing stops. 0 = UHC does not start processing the control															ad do lis e. I pe: e c le	of of es oces it, th f no s no ont cort ist a	the no ssi he o T ot rol	e co t sta ing t D is set (list	ne (D to ntro rt pi ne (fou CLF and t ars	Color	ist, i ces: ntro ts C d or hen onti	it ch sing l lis LF the it s rol l	n th neck g the t an cau e co till is ist	e s th d th sin ntro s 0	his nen g ol								
	0				Re	ad/	Writ	e	HC	R			Ho Th Re US res the action cle con the do 0 = 1 =	st C e ho gard BSI set. • UH cess arec mple • roc wns = Cc = Re	Cont ost c dles USF The ICH ses d by etec ot hu trea ontro	roll con ss c PEN e ex lCC are thub is ub the the	er R trolle of the ND s cept ON[II e UH thin and ports r is r e hos	ese er d tate tion R] fi wee IC u 10 s. s.	et: rivencl e in s t elc d (upo sul sul	res trion n w to t d). (wr on sec bso res tro	set nal /hic :hat ites the .). equ set ller	s th sta h n t are s or co This	nis te th re m s t t r	bit of stat is l ead ple bit, v ese	to the of t ed oit s c tio vh t s	init e U he in is s of th n o en	tiat HC op the et f th se ali	te a C, it e Of Off Off ne re t, do	soft mov iona ICI USI CI re set es r s as	wa ves al i Sp B I egi op not	are s to regi bec hos iste bera t ca	reso the istel (for t bu rs). ation use d to	et of rs a rs a exa s Thi a r w a r its	^r UH amp s bi hicl ese	HC. ble, it is h is t to

3.8.5 UHC Interrupt Status (UHCINTS)

The UHC Interrupt Status (UHCINTS) register provides status on various events that cause hardware interrupts. When an event occurs, the host controller sets the corresponding bit in this register. When a bit is set, a hardware interrupt is generated if the interrupt is enabled in the UHC Interrupt Enable register (see Section 3.8.6, "UHC Interrupt Enable (UHCINTE)") and the MasterInterruptEnable (UHCINTE[MIE]) bit is set. The host controller driver can clear specific bits in this register by setting the desired bit positions to be cleared. The host controller driver cannot set any of these bits. The host controller never clears these bits (except for during a system reset). Because of the difference in clock frequencies between the system bus and the USB host controller core, there is a latency from the time a write occurs on the system bus until the actual register bit is cleared. The HCD needs to take this delay into consideration.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 87	:	UH	CIN	TS	Bi	t D	efi	niti	ons	5																									
	Pł 0x	ys 4C	ical 00_	A 00	ddı 0C	es	S				UF	ICI	N	тs									U	нс	;										
User Settings																							ļ									ļ			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	1	9 18	17	7	16	15	14	1	13	12	11	1	0)	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d																									RHSC	FNO	UE	RD	SF	H L M	so so
Reset	? 0 ? <td?< td=""> ? ?</td?<>															0	0	0	0	0															
	Bi	ts			Ac	ce	SS		Na	me			C	Desc	ri	oti	ioı	n																	
	31	:7			—				Re	serv	ed		R	Rese	rve	d																			
	6				Re to o	ad/\ clea	Writ Ir	e 1	RH	SC			Г Т 0 1	Root This b JHCF) = T = T	Huk bit is RHF ne o ne o		Stat set x r nte nte	tus whe egis ents ents	Cha en t ster of t of t	an the s I the UF	ige e co has ese HC	: ont s c e re RH	ent han gis IS c	of ge ter or L	UF d. s h JH(iCi as CR	RH not	S c t ch 'Sx	or the nang has	e co ed cha	nte	nt o ed	fan	<i>y</i> 0	f
	5 Read/Write 1 to clear FNO Frame Number Overflow: This bit is set when the most significant bit of UHCFMN (bit value, from 0b0 to 0b1 or from 0b1 to 0b0, and after HccaFi has been updated. 0 = Otherwise 1 = UHCFMN (bit 15) changed in value, from 0b0 to 0b1 or 0b0, or HccaFrameNumber has been updated															oit 1! Frai or fi	ō) cł neN ·om	nar lun 0b	nges nber 1 to																
	4				Re to d	ad/\ clea	Writ Ir	e 1	UE				L T S a O W S O 1	Unred This b JHC syste addre on pg vritin softwa) = N	cove bit is shc ssii . 27 g a g a are o sy HC	era s s oule rrc ng 7 o 1 f re yst de	able set d n or h off f th to i set tem ete	e En whe not p nas fset ne C it, o t (w n er	rror en l bee s or OHC r by ritir ror d a	UF ceo rc C/ yro ng wa sy	HC co con <i>Re</i> ese a ' as	de wit diti etti 1 to de em	tect th a cte on <i>.0a</i> ng t o the tect err	ts a ny d. : coo sp the the e L cod or	a sy pro Sys des pec UI UI UI UI UI	/ste bce (a)). HC CC re	em essi m e is d The OF OF	err erro esc H HCI 1S[I sed 1	ror n nor ors su cribe CD o I cor HCR	ot re sigr uch d by clea e by clea SB	elat nalir as i / se rs tl / ge t).	ed t ng b nco ectio nis b ner	o US efor rrec n 4. pit by ating	SB et b 3.2 / e ga	he uffer 2.3.1 ither
	3				Re to d	ad/\ clea	Writ ır	e 1	RD				F T th S 0 1	Resu This b esun hat s state.) = N = A	me bit is ne s ets o de	De s s sig th ev	ete set nal is t ice	cte whe ling bit.	d: en l . It i This ass he l	UH is s t er	HC the bit i ting	de etr isr gre	tect ans not s esul	ts t itic set me ert	hat on f wh sig	ror ner gna	dev n b n H alin sur	vice us CD g ne	e on idle sets sign	the to K s the alin	US (-sta e U:	B is ate s SB F	ass sign Resi	eri alir um	ting ng e
	2				Re to o	ad/\ clea	Writ Ir	e 1	SF				S T ti 1	Start This t Hcca ime. = A	of F bit is Fra	Fra s s am	en en of a	e: by lum a fra	UH ber ame	C . L e c	at JH¢ or a	ea C a an	ch s Ilso upd	stai ge ate	rt o ene e of	f a rat	fra es cca	me a S IFra	anc SOF ame	l aft toke Nun	er ti en a nbe	ne u it thi r ha	ipda e sa s oc	te me	of e rred



	Pł 0x	ysi 4C	ical 00_	A 00	ddr 0C	es	S				UF	ICI	NT	S								U	нс	;										
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	14	13	12	11	1	0	9	8	7	6	5	4	3	2	1	0
	Re	sei	ve	d																								RHSC	FNO	UE	RD	SF	МDН	so
Reset	?	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	,	?	?	?	0	0	0	0	0	0	0
	Bi	ts		De	sc	rip	tio	n																										
	1	Bits Access Name Description 1 Read/Write 1 to clear WDH Writeback Done Heat This bit is set immed UHCDHEAD to an e specification) as Ho HccaDoneHead doe should clear this bit HccaDoneHead.															ead edia ext cca es t or en L	: err Do no nly JH(y af nal i nel t oc afte	fter me Hea cu er it	th mc ad. rui ha	e L ory Ac ntil as s	JHC loc ldit thi sav Hc	C ha atic iona s bi ed cal	as v on re al u t ha the Don	vritte eferr pdat as be con eHe	en th eed t ees c een tent ad	ie v o (t of th clea of	alue by th e ared	e of ne C . H(the HC CD	;1		
	0				Re to a	ad/\ clea	Writ Ir	e 1	SO				Sc Th and cal pel pel end bol 1 =	hed is bi d aff uses orde riodi riodi d of unda = Th of	ulin t is ter s th er to ic li the ary, e U Hco	g C set the e S o av sts sts the fra the SB caFi	ver wh che oid as e occ me, sch sch	rui en lat du thi eau sau sau sau c biec eN	n: n the uling is c rly i s w und bit is dule Num	e L f H g C con n ti the s s f c nbe	JSB lcca lcca lcca lcca ditio he f no e rea et to pr th ar h	France Fr	che am ca ne ca ng an cur cur	dul eN ou re as sch of d th rer cur	le f lum nt c sho pc ied the ne it F rec	or t be of U ould ossil ule e lis SO ram	he o : A HC ble. ble. fts o C co ne h	curre sche COI take Pro a lis ccur ount	ent f edul NS f en te ces st is st is er is over	ram ing to b o er sing ena eyor s inc run	e in nabl of able nd th or t	verr crer e th the d at ne fi nent	uns n als nen e the ram ed. upda	i, 30 ited ie ate

3.8.6 UHC Interrupt Enable (UHCINTE)

Each enable bit in the UHC Interrupt Enable (UHCINTE) register corresponds to an associated interrupt bit in the UHCINTS register. The UHC Interrupt Enable register controls which events generate an OHCI hardware interrupt. When a bit is set in UHCINTS, the UHC Interrupt Status register, the corresponding bit in the UHC Interrupt Enable register is set. If the UHCINTE[MIE], the MasterInterruptEnable bit is set, then the OCHI interrupt request is sent to the processor interrupt controller.

Setting a bit in this register sets the corresponding bit, whereas clearing a bit in this register leaves the corresponding bit unchanged. On a read, the current value of this register is returned. To clear a bit in this register, set the corresponding bit in the Interrupt Disable register (UHCINTD), see Section 3.8.7, "UHC Interrupt Disable (UHCINTD)".

The register organization and individual bit definitions are shown in Table 88.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table of	•	hysical Address UHCINTE UHC x4C00_0010																														
	Ph 0x	ysical Address UHCINTE 4C00_0010																			Uł	IC										
User Settings		30 29 28 27 26 25 24 23 22 21 20 19 18 Reserved																														
Bit	31	30 29 28 27 26 25 24 23 22 21 20 19 18 Reserved															15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	MIE	oc	Re	se	rve	d																	<u>.</u>	<u> </u>	<u> </u>	RHSC	FNO	UE	RD	SF	WDН	so
Reset	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	
	Bi	ts			Ac	ce	SS		Na	me			De	SC	rip	tio	n															
	31				Re	ad/	Wri	te	MIE	Ξ			Mas 0 = 1 =	stei Igr En bit:	r Int nore able s of	erri ed b es i this	upt y U nter s re	Ena HC rup gist	able t g er	e: ene	ratic	n d	ue	to e	ven	its sj	pec	ifiec	l in	the	oth	er
	30				Re 1 t	ad/ o se	Wri et	te	oc	;			Ow 0 = 1 =	ner Igr En	shi nore abl	p C e e in	han terr	ge: upt	ge	enera	atior	ı du	le to	o ov	/nei	rship	o ch	ang	le			
	29	:7							Re	serv	/ed		Res	serv	ved																	
	6				Re 1 t	ad/ o se	Wri et	te	RH	SC			Roc 0 = 1 =	ot ⊢ Igr En	lub nore abl	Sta e in	itus terr	Cha upt	anę ge	ge: enera	atior	ı du	ie to	o roo	ot h	ub s	tatu	is c	han	ge		
	5				Re 1 t	ad/ o se	Wri [:] et	te	FN	0			Fra 0 = 1 =	me Igr En	Nu nore abl	mb e in	er C terr)vei upt	rflo ge	ow: enera	atior	ı du	le to	o fra	me	nun	nbe	r ov	erfl	ow		
	4				Re 1 t	ad/ o se	Wri et	te	UE				Unr 0 = 1 =	eco Igr En	ove nore able	rabl e e in	le E terr	rror upt	: ge	enera	atior	ı du	e to	o un	rec	over	abl	e er	ror			
	3				Re 1 t	ad/ o se	Wri et	te	RD	I			Res 0 = 1 =	sun Igr En	ne E nore able	Dete e e in	ect: terr	upt	ge	enera	atior	ı du	ie to	o res	sum	ne de	etec	rt				
	2				Re 1 t	ad/ o se	Wri [.] et	te	SF				Sta 0 = 1 =	rt o Igr En	f Fr nore able	am e in	e: terr	upt	ge	enera	atior	ı du	ie to	o sta	art c	of fra	ime					
	1				Re 1 t	ad/ o se	Wri et	te	WE	ЭН			Writ 0 = 1 =	teb Igr En	ack nore abl	: UF e in	ICD	HE upt	AC ge	D: enera	atior	ı du	le to	o UF	HCE	DHE	AD	Wri	teba	ack		
	0				Re 1 t	ad/ o se	Wri et	te	SO				Sch 0 = 1 =	ied Igr En	ulin nore abl	g C e in	ver terr	run: upt	: ge	enera	atior	ı du	ie to	o sc	hed	lulin	g ov	/err	un			

Table 88: UHCINTE Bit Definitions

3.8.7 UHC Interrupt Disable (UHCINTD)

Each disable bit in the UHC Interrupt Disable (UHCINTD, shown in Table 89 on page 252) register corresponds to an associated interrupt bit in UHCINTS (the UHC Interrupt Status register). The UHC Interrupt Disable register is coupled with the UHC Interrupt Enable register. Thus, setting a bit in this register clears the corresponding bit in the UHC Interrupt Enable register, whereas clearing a bit in



this register leaves the corresponding bit in the UHC Interrupt Enable register unchanged. On a read, the current value of the UHC Interrupt Enable register is returned.

	Ph 0x	nys 4C	ica 00	1 A _00	dd)14	res	6 S				Uŀ	ICI	NT	D							UF	IC										
User Settings																																
Bit	31	30	29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 eserved															10	9	8	7	6	5	4	3	2	1	0			
	MIE	ပဝ	Re	ese	rve	ed																				RHSC	FNO	ПE	RD	SF	МDН	so
Reset	0	0	? ?														?	?	?	?	?	?	?	0	0	0	0	0	0	0		
	Bi	ts			Ac	ce	SS		Na	me	•		De	esc	rip	tio	n															
	31				Re	ad/	Wri	te	MIE				Ma Th 0 = 1 =	aste iis fi = Igi = Di bit	r Inf eld nore sab s of	terri is s ed b les this	upt et a y U inte s re	Ena Ifter HC rrup gist	able a h ot go er.	: iard ene	war ratio	e oi on c	r so lue	oftwa to e	are ever	rese nts s	t. pec	ifie	d in	the	oth	ner
	30				Re	ad/	Wri	te	oc				Ov 0 = 1 =	vne = Igi = Di	rshi nore sab	p C e le ir	han hter	ige: rupt	ge	nera	atior	n du	ue t	0 01	vne	rshij	o ch	nanę	ge			
	29	:7			-				Re	serv	ved		Re	eser	ved																	
	6				Re	ad/	Wri	te	RH	SC			Rc 0 = 1 =	oot H = Igi = Di	Hub nore sab	Sta e le ir	tus nter	Cha rupt	ang : ge	ie: nera	atior	n dı	ue t	o ro	ot h	ub s	stati	us c	har	ige		
	5				Re	ad/	Wri	te	FN	0			Fra 0 = 1 =	ame = Igi = Di	e Nu nore sab	ımb e le ir	er C	Dve rupt	rflov ge	w: nera	atior	n dı	ue t	o fra	ame	nur	nbe	er o'	verfl	ow		
	4				Re	ad/	Wri	te	UE				Ur 0 = 1 =	nrec = Igi = Di	ove nore sab	rabl e le ir	le E	rror rupt	: ge	nera	atior	n du	ue t	o ur	nrec	ove	rabl	e e	rror.			
	3				Re	ad/	Wri	te	RD				Re 0 = 1 =	esur = Igi = Di	ne [nore sab	Dete e le ir	ect: nter	rupt	ge	nera	atior	n du	ue t	o re	sun	ne d	eteo	ct				
	2				Re	ad/	Wri	te	SF				Sta 0 = 1 =	art c = Igi = Di	of Fr nore sab	am e le ir	e: nter	rupt	ge	nera	atior	n dı	ue t	o st	art o	of fra	ame) .				
	1				Re	ad/	Wri	te	WE	н			Wi 0 = 1 =	riteb = Igi = Di	ack nore sab	c UF e le ir	ICE	DHE rupt	AD	: nera	atio	n dı	ue t	o U	HCI	DHE	AD	Wr	iteb	ack		
	0				Re	ad/	Wri	te	SO				Sc 0 = 1 =	:hed = Igi = Di	lulin nore sab	ig C e le ir	ver	run: rupt	: ge	nera	atior	n du	ue t	o sc	hec	lulin	g oʻ	veri	un.			

Table 89: UHCINTD Bit Definitions

3.8.8 UHC Host Controller Communication Area (UHCHCCA)

The UHCHCCA register contains the exact physical address of the host controller communication area.
	P 03	hys ‹4C	ica 00_	I A _00	dd 18	res	6 S				Uł	ICI	HC	CA							U	нс										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	н	cc	٩.																						Re	ese	erv	ed				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	в	its			Ac	ce	ss		Na	me	e		De	sc	rip	tio	n															
	31	:8			Re	ad/	Wri	te	HC	CA			Ho Th Th str ho is 2 0 v <i>OF</i>	st (is is is re uctu st co 256 vhe 1Cl	Con e the egis ures ontr byt n re	e ba ter an rolle es; ad. <i>v. 1.</i>	ller is a d th r dr thei De <i>0a</i>	Co add poi ie in river refo taile Spe	mn Ires inte interi r ac ore, ed c ec.	nun s o r to rup ces bits leso	f the an t tab s. T 0 th cript	tion are ole t he nrou	st o a th hat mir ugh s ai	rea: contribution both imu 7 of re lo	rolle s us h th im a f this cate	er c ed alig s re ed	comr to h nost nme egist in C	nun old con ent f ær a hap	the trol or t alwa	tion e cor ler a the l ays 4 of	area ind ICC etu the	a. I the CA rns
	7:	0			-				Re	ser	ved		Re	ser	ved																	

Table 90: UHCHCCA Bit Definitions

3.8.9 UHC Period Current Endpoint Descriptor (UHCPCED)

The UHCPCED register contains the exact physical address of the current isochronous or interrupt endpoint descriptor (ED). The register organization and individual bit definitions are shown in Table 91. The lower 4 bits are read as 0 and are not affected by writes.

	Pł 0x	nys 4C	ica 00_	I A _00	dd 1C	res	5 S				Uł	ICI	PCE	ED							Uł	łC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PO	CED)																										Re	ese	rve	€d
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	n															
	31	:4			Re	ad			PC	ED			Pe Th pe this pro	riod riod s re oces rren	d Cu egis lic li: gist ssec ntly l	ter i sts f er is d. Tl	nt l s u hat s up ne l g p	Enc sed are dat HCE roce	lpoi by e pro ed l D ca esse	int I the oce by t n re ed a	Des UH sse he l ead at th	crij C to d in JHC the ie ti	oto po the C af cor me	r: pint cu ter a nten of r	to ti rren a pe t in ead	he h nt fra erio det ling.	nead ame dic I erm	d of e. Th ED l inin	one ne c has g w	e of cont bee hich	the ent en i ED	of D is
	3:0)			-				Re	ser	ved		Re	ser	ved																	

Table 91: UHCPCED Bit Definitions

3.8.10

0 UHC Control Head Endpoint Descriptor (UHCCHED)

The UHCCHED register contains the physical address of the first endpoint descriptor of the control list. The register organization and individual bit definitions are shown in Table 92. The lower 4 bits are read as 0 and are not affected by writes.



	Pł 0x	nys 4C	ica 00_	I A _00	dd 20	res	5 S				UF	100	сні	ED							Uł	łC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Cł	HEC)																										Re	ese	r٧	əd
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	;		De	sc	rip	tio	n															
	31	:4			Re	ad/	Wri	te	C⊦	IED			Co Th de init	ontro e U scri tializ	ol H HC ptor zatio	ead trav ; the on o	En vers e co of th	dpo es t onte e U	int the nt i HC	Des con s loa	crip trol ade	otor: usi d fr	ng i om	the the	poir HC	nter CA	to t du	he f ring	irst the	enc	oqt	int
	3:0)			—				Re	ser	ved		Re	ser	ved																	

Table 92: UHCCHED Bit Definitions

3.8.11 UHC Control Current Endpoint Descriptor (UHCCCED)

The UHCCCED register contains the physical address of the current endpoint descriptor of the control list. The register organization and individual bit definitions are shown in Table 93. All reserved bits are read as 0 and are not affected by writes.

	Pł 0x	iys 4C	ica 00_	00	dd 24	res	S				UF	100	CCI	ED							ι	UF	IC										
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2 1	11	10	9	8	7	6	5	4	3	2	1	0
	C	CED)																											R	es	۶rv	ed
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss	-	Na	me	;		De	SC	rip	tio	n																
	31	:4			Re	ad/\	Writ	e	CC	ED			Co Thi Thi fra UF bit. allo (Co HC set is 3	ntro is po e UI me. ICC ICC ICC ICC If U D o Some Sontro D o S32-b	ol C oint HC Wr OM HEI JHC d to olLi zerc only zerc	curr er is cor nen S[C D re CCC mo stE rea o to aliq	ent s ad ttinu it re CLF] egis DMS odify nab ds t indi	En lvar les acl (C ter [CL (th le) he icat d, th	hes pro hes to f _F] is r is c ins te ther	int ed to bces s the troll this is r egis clea tant he e	De o th ssin e e _ist req ot ste rec an ence	he ing and tFi gis c se d. V nec d o th	rip ne th l of lle ster st, t only Wh ous of th e b	ptor xt E e lis f the d). I r an the y wl nen s val he c bits	C a D a t from co f se d cl UH nen UH UH UH UH UH 0 th	Ifter om ntro t, it lear C d UH CH Of th rol	r ser whe ol lis cop rs th loes ICH COI his r list.	ving ere i t, th ies e U not CO N[C egis This 3 ar	g th t le the HC hir N[C LE ster s p e a	ne pr ft of JHC e cor COI ng. T CLE] is s c. Init ointe lway	rese f in ter MS[he set, tially er/a vs 0	nt (the ∋ck t of CL ⊢C the ℓ, th	one. last s f the F] D is his is ess
	3:0)			-				Re	ser	ved		Re	serv	ved																		

Table 93: UHCCCED Bit Definitions

3.8.12 UHC Bulk Head Endpoint Descriptor (UHCBHED)

The UHCBHED register contains the physical address of the first endpoint descriptor of the bulk list. The register organization and individual bit definitions are shown in Table 94. The lower 4 bits are read as 0 and are not affected by writes.

	Pł 0x	nys 4C	ica 00_	I A _00	d d 2 8	res	5 S				Та	ble	95	5:	UH	ICE	BHE	ED			Uł	HC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bł	HEC)	-					-			-																	Re	se	rve	əd
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	;		De	sc	rip	tio	n															
	31	:4			Re	ad/	Writ	te	BH	IED			Bu Th this init	lk H e U s re ializ	leac HC gist zatio	d Er trav er; t on o	ndpo vers the f th	oint ses f con e U	Des he tent HC.	scri bull t is	ptor < lis loac	t sta ded	artir froi	ng w m th	/ith ie ⊢	the ICC	poi A d	nter urin	cor g th	ntaii ne	ned	in
	3:0)			-				Re	ser	ved		Re	ser	ved																	

Table 94: UHCBHED Bit Definitions

3.8.13 UHC Bulk Current Endpoint Descriptor (UHCBCED)

The UHCBCED register contains the physical address of the current endpoint of the bulk list. The register organization and individual bit definitions are shown in Table 96. The lower 4 bits are read as 0 and are not affected by writes.

	Pł 0x	ys 4C	ical 00_	A 00	dd 2C	res	S				U	HCE	вс	CED								U	HC	;										
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	1	9 18	17	16	15	1	14	13	12	11	1	0 9	8	;	76		5	4	3	2	1	0
	BC	CED)																												Re	ese	rve	∍d
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)	0	0	0	0	0	0)	0 0		0	0	0	0	0	0
	Bi	ts			Ac	ce	ss	-	Na	me	•		D)esc	rip	otic	on																	
		.4											T p it U c U d th s r e b a	This p rese left JHC JHC JHC JHC JHC JHC JHC Loes he U set, th egist oulk lin ccor	ooin ooff in che nt o fCC noth HCI ne F st is ding	ter ne. n th cks f th DN[HCC icc icc icc icc icc icc icc icc icc i	is a The e la the e U CLF g. Th ON[O on tiall erve the	dv: e l st U HC] k BL ly s d i ir i	in a fins	CH CH CH CH CH CH CH CH CH CH CH CH CH C	d to cont e. W CO D re the is co t is c s the zero ounc ion	the tinu /he N[C egis UH only clea e in o to d-ro to t	ne ne CLF ste CH are sta o in bbir he	prot t rea [] bi r to low d. V unta dica n fa list	ED ach t. If this DN[0 ed Vhe nec ate	aft ssi es se CL to ch ous the on,	er the ng th the e et, the egiste F] bit modi the L value end the e	e L e k e c e c is fy IH e o e of	JH bull d of JH and s no this CH of t dpd	C ha k liss f the C co d cle ot se s re ICC this e bu oint	as s st fro ppie ears et, t vN[E reg ulk l s ar	serv om ulk li es the s the he l ser v BLE iste ist. e o	ed : whe st, : e JH(vhe bit r. T As rde	the sre the C n ∷is his the red
	3:0)			—				Re	ser	ved		R	Resei	vec	1																		

Table 96: UHCBCED Bit Definitions

† Bitmap and bit definitions



3.8.14 UHC Done Head (UHCDHEAD)

The UHCDHEAD register contains the physical address of the last completed transfer descriptor that was added to the done queue. The register organization and individual bit definitions are shown in Table 97. The lower 4 bits are read as 0 and are not affected by writes.

	Pi 0x	nys 4C	ica 00_	I A _00	d d 3 0	res	5 S				Uŀ	101	ЭΗ	EAI	D						Uł	ЧC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DI	HE	Ċ																										Re	ese	rve	əd
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		De	esc	rip	tio	n															_
	31	:4			R				DF	IED)		Do Wi to the wr an bit rea	nen the e UF ites d th . In ad th	Hea Nex ICE the e U nori	ad: Dis tTE DHE cor HC mal regi	s co) fie AD nter als ope ster	mpl Id o with t of o se erat	lete f the h th this ets t ion, its o	d, the le a s reg the , the con	ne l D. T ddro gisto UH e ho tent	JHC he ess er to CIN st c	C wi UH of t o H TS TS ont oeri	ites C th his CCA WB rolle odic	the en c TD. A, th DH er di cally	e co ove Wh is r] (W rive y wr	nter rwri nen egis /rite r sh itter	nt o tes eve ster bac oulo	f thi the r the is s kDo the	s re con e Ul et to onel ot ne HC	gist ten IC Ze Hea ed CA	ter tof ero, ad) to
	3:0)			_				Re	ser	ved		Re	eser	ved																	

Table 97: UHCDHEAD Bit Definitions

3.8.15 UHC Frame Interval (UHCFMI)

The UHC Frame Interval (UHCFMI) register contains a 14-bit value that indicates the bit time interval in a frame, that is, between two consecutive SOFs, and a 15-bit value indicating the full-speed, maximum packet size that the host controller can transmit or receive without causing a scheduling overrun. The host controller driver can carry out a minor adjustment on the frame interval by writing a new value over the present one at each SOF. This mechanism provides the programmability necessary for the host controller to synchronize with an external clocking resource and to adjust any unknown local clock offset. A write to this register by the HCD takes affect in the next frame (the host controller delays updating its frame interval counter until the next SOF).

The register organization and individual bit definitions are shown in Table 98.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

	Ph 0x	ysi 4C	cal 00_	A 00	ddı 34	es	S				UF	ICF	MI								U	нс											
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10) 9	8	7	7	6	5	4	3	2	1	0
	FIT	FS	ΜP	S													Reserved		F	I										-			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	?	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1
	Bi	ts			Ac	ce	SS		Na	me	•		De	SC	rip	tio	n																
	31				Re	ad/\	Writ	е	FIT	-			Fra HC	a me D to	lnt ogg	erv les	al T this	ogg bit v	jle wh	: ene	ver	it lo	ads	ar	iev	N Va	alue	e to	Fra	ame	Inte	ərva	al
	30:	16			Re	ad/	Writ	e	FS	MP	S		FS Thi cou the UH sch	Lai s fie unte lar IC ir nedu	r ge: eld s r at ges n a s ulinç	st D spe the t an sing g ov	ata cifie beg nour le ti erru	Pac s a ginn nt of rans un. 1	cke va ing da sac	et: lue f g of ata i ction e fie	hat eac n bi at a ld va	is I h fr is tl any alue	bad ame nat giv e is	ed i e. Tl can en t calc	nto he be imo	o th coi e se e w ateo	e la unt ent rithe d b	arge er v or r out y th	est alu ece cau e ⊦	data e re eiveo isino ICD	a pa pre d by g	cke sen the	t ts e
	15:	14			-				Re	serv	/ed		Re	serv	/ed																		
	13:	0			Re	ad/	Writ	e	FI				Fra Thi Tho HC set fiel val	ame s sp e no D s ting d to ue t	Inte peci omir hou the its upor	erva fies nal v Id s UF non n th	II: the valu tore ICC nina e cc	inte e is the OM I va	erv se cu IS[Iue let	ral b et at urrei HCF e. Th ion o	etwo 11,9 nt va R] bi ne H of th	een 999 alue t, a CD e r	two of s th ca	this is c n ch t see	ns fie au noc	ecu eld b ses ose enc	utiv pefo th to ce.	re S ore e U rest	OF res HC tore	s in ettir to i e the	bit f ng U rese e sto	HC HC t th	es. (by is I

Table 98: UHCFMI Bit Definitions

3.8.16 **UHC Frame Remaining (UHCFMR)**

The UHC Frame Remaining (UHCFMR) register is a 14-bit down counter showing the bit time remaining in the current frame.



All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 99):	UH	CF	MF	B	it C)efi	init	ion	IS																								
	Pł 0x	iys 4C	ica 00_	I A _00	d d 3 8	res	5 S				Uŀ	ICF	= M I	२							ι	JH	IC											
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1	2 1	1	10	9	8	7	6	5		4	3	2	1	0
	FRT	Re	ese	rve	d														F	R														
Reset	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	C)	0	0	0	0	0	0)	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	;		De	sc	rip	tio	n																	
	31				R				FR	Т			Fra Th Fra val syr	ame is b ame ue nchi	e Re it is Int (UH roni	ema loa erva ICF zati	inir dec al re MR on	ig To d fro egis [FR betv	og om ter []) I we	gle the r (U rea en	e fra HC che frar	m FN s (e ir 1I[F 0. 1	nter [T] [his erv	val) wl s bit al a	tog nen is and	igle ieve use fra	e fie er th ed b me	ld ne oy re	of fra the ema	the me HC ainii	UH ren CD f	C nain for t	ing he
	30	:14			-				Re	ser	ved		Re	ser	ved																			
	13	:0			R				FR				Fra Th is r Fra fra ne:	ame is c rese ame ame w US me xt S	e Re oun et by e Int SBC inte	ema ter i y loa erva PE erva	inir adir al r RA I (L	ig: ecre ng th egis TIO IHC	em he ster NA	nent fra r at AL ร MI[F	ted the state [])	at int e, t an	ea terv ext the d u	ch I val bit UF ses	oit t valu -tim IC s the	ime ue s ie b re-l e u	e. W spe oou oac pda	/hei cifie nda ds tl ated	n i ed iry he I v	it re in t We co ralu	ach the her nte e fr	nes UH n en nt w om	zero C iteri /ith the	o, it ng the

3.8.17 UHC Frame Number (UHCFMN)

The UHC Frame Number (UHCFMN) register is a 16-bit counter which provides a timing reference.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 100: UHCFMN Bit Definitions

	Pł 0x	nys 4C	ica 00_	I A _00	dd 3C	res	5 S				Uŀ	ICF	M	N							Uł	łC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d													F٨	I														
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me)		De	sc	rip	tio	n															
	31	:16			-				Re	ser	ved		Re	ser	ved																	

		••••			. –		••••							,																		
	Pł 0x	iys 4C	ica 00_	I A _00	dd 3C	res	S				UI	ICE	- MI	N							UI	HC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d													F١	I														
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	Э		De	sc	rip	tio	n															
	15	:0			R				FN	1			Fra Th ha ho and reg roll US col fra UF UF (UI	ame is 1 ppe st c d ge jiste led BO nter me IC r IC s HCI	 Nu 6-bi nin(ontripeneric are are are are are are are are are are	Imb it cc g in rolle rate cce r to RAT wri nbe s th the S[S	er: the r dr a 3 ss. 0x(FIOI tter r at e fi e sta OF]	er p ho: iver 32-b This 0000 NAL 1 to eac irst l art o).	orov st c ca it fr s is 0 af 1 sta the ch fr ED f fra	vide: onti n us came incr incr iter ate, HC ram in th ame	s a colle se th e nu cem 0xF this CA e bo nat bit	timi er a umb ent FFI s is afte oun frar in f	ing nd 1 16-k ed F. V F. V dar dar the	refe the bit v with whe Vhe rem he l y ar Afte UH	eren hos alue nout en U n er UHC JHC ser w C Ir	ce a t co spo req HC hteri ed a c ha ent vritin nterr	amc ntro ecifi uuirii FR ing s in a S ing to upt	ong bller ied ng f is re the mat cree OF OF Sta	eve driv in th requ e-lo tical mer but but e Hu	nts ver. his ru ade ly. T hted befo CCA reg	The egist d. If the the ore A, th	e ster is tis the r

Table 100: UHCFMN Bit Definitions (Continued)

3.8.18 UHC Periodic Start (UHCPERS)

The UHC PERiodic Start (UHCPERS) register has a 14-bit programmable value that determines the earliest time the UHC should start processing the periodic list.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 101. UNCFERS BIL Deminition	Table	101:	UHCF	PERS	Bit	Definition	IS
-----------------------------------	-------	------	------	------	-----	------------	----

	Ph 0x	nys 4C	ica 00_	I A _00	d d 4 0	res	55				Uŀ	ICF	PEF	۲S							Uł	ΗC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d															P٤	5												
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	e		De	sc	rip	tio	n										-					-
	31	:14			-				Re	ser	ved		Re	ser	ved																	
	13	:0			Re	ad/	Wri	te	PS				Pe Aft HC 10 ^o Wh spe ove the tra	riod er a CD c % o nen ecifi er c e int nsa	lic S a ha durin ff fro UH ied i ontro erru ctio	Start rdw ng t om C fr in th rol/k upt l upt l	the l the l ram nis r oulk ist a nat i	res JH(UH e re regis pro after s in	set, C ini c fr emai ster oces r co prc	this itial am inin , pro ssin mpl ogre	fiel izati g (U oce: g. T etin	d is ion. terv JHC ssir he ig th	cle Thi FM G o UH	are alue R[F f the C the	d. T alue e. A R]) e pe nere ent e	his is c typ val erioo fore	is t calc bical ue r dic l e sta trol	hen ulat val reac lists arts or t	sed lue hes pro pulk	t by roug is 0 s the s pr oces	the ghly x3E e va iorit sing	as 67. lue y



3.8.19 UHC Low-Speed Threshold (UHCLST)

The UHC Low-Speed Threshold register is used by the UHC to determine whether to commit to the transfer of a maximum of 8-byte LS packet before EOF.

The register organization and individual bit definitions are shown in Table 102.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 102: UHCLST Bit Definitions

	Pł 0x	nys 4C	ica 00_	I A 00	ddı 44	res	S				UF	ICL	_ST	-							UF	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d																	LS	т										_
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	1	1	0	0	0	1	0	1	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	;		De	esc	rip	tio	า															<u> </u>
	31	:12			-				Re	ser	ved		Re	ser	ved																	
	11	:0			Re	ad/\	Writ	e	LS	Т			LS Th Re tra is (the	Thi is fio mai nsa grea e coi	resh eld ning ctio ter nsic	nold: cont g fie n. T thar lera	ains Id (I he t n or tion	s an JH(rans equ of t	12- CFN sact al to rans	-bit IR[F tion thismis	valu R]) is s s fie ssio	ie w prio tarte eld. n ar	nhic or to ed o The nd s	h is o ini only e va setu	cor tiati if th lue p ov	npa ng a ne fi is ca verh	red a lov ram alcu neac	to tl w-sp e re late J.	he F beed mai d by	Fran d inin(/ HC	ne g va CD v	alue with

3.8.20 UHC Root Hub Descriptor A (UHCRHDA)

The Root Hub Descriptor A register is the first register of two describing the characteristics of the root hub. The descriptor length, descriptor type, and hub controller current fields of the hub class descriptor are emulated by the HCD. All other fields are located in the Root Hub Descriptor B register.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

	Ph 0x	ysi 4C	ica 00_	I A _00	ddr 48	res	S				UF	ICF	HC	A							Uŀ	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PC	ΟТР	GT						Re	sei	rve	d					<u>.</u>			NOCP	OCPM	DT	NPS	PSM	NC	P	<u>.</u>			<u>.</u>	<u>.</u>	
Reset	0	0	0	0	0	1	0	0	?	?	?	?	?	?	?	?	?	?	?	0	1	0	0	1	0	0	0	0	0	0	1	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	SC	rip	tio	n															
	31	:24			Re	ad/	Writ	е	PC	TP	GT		Po The poi	wer e du rt (ir	ont urati n 2 r	o P on f ms i	owe that units	er G the s).	ood HC	Tin D n	ne: nust	wa	it be	efore	e ac	ces	sinę	ga	pow	ere	d-oı	٦
	23	:13			-				Re	ser	/ed		Re	ser	ved																	

Table 103: UHCRHDA Bit Definitions

	Ph 0x	ysi 4C(ica 00_	A 00	ddı 48	res	s				UF	ICF	H	DA							Uł	ΗC										
User Settings																													I			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	PC	ΤP	GT						Re	se	ve	d		-	-	-	-	-		NOCP	OCPM	DT	NPS	PSM	N	ΟP						
Reset	0	0	0	0	0	1	0	0	?	?	?	?	?	?	?	?	?	?	?	, 0	1	0	0	1	0	0	0	0	0	0	1	0
	Bi	ts			Ac	ce	ss		Na	me			De	esc	rip	tio	า															_
	12				Re	ad/	Wri	te	OC	PM			No Th the pro 0 = 1 = NO 0 = 1 =	o Ov is bi en o otec = Ov = Nc DTE ver-(= Th sta the sta ov = Re	er-c t de ver- tion rer-c o ove trig Curr trig Curr s b tus e sa e no tus er-c ser	urre scri curr is s curre er-c NOC gger ent it m for me ove is r urre ved	ent F bes rent upp ent p urre Pro ust Pro ust Pro ent p	Prot if o pro orte prot orot and prot e and tect be c root de a urre rted	ectoro ed. fectoro et. fior cle t h as fior cle t h as fior cle	ction: ection l. ction i btectid a false egiste n Mo eared nub prote collect collect collect	rent is n s su on s se o erd i de: . Th orts er-s ectic ivel s nc	t protection of solution uppover- ver- n th is b are witc on (I y fo t su	ortec ortecortecorte cortecorte cortecorte cortecorte rep hing NOC r all pppc	tion orte d ed rent HST orte cP) f dov ortec	is s ed. I cor AT bes d. <i>I</i> bde. field vns I.	upp f cl ndit reg treg trea	ion of iste	ed. I ove cou r. , thi eld arec oorts	If thi er-cu Id st is fie is va I.Ov s. P	s bit irrer ill b cur eld r alid er-c er p	e e ent efle only urre ort	set, cts / if ent
	10				Re	ad			DT				De Th hu Th	e vic is bi b is is bi	e Ty t sp not t alv	pe: ecif per way	ies mitte s re	that ed t ads	t th to b to 0.	he roo be a (ot hi com	ub i: pou	s no Ind	tao devi	com ce.	ipoi Thi	und s fie	dev eld a	vice. alwa	The ys r	e ro ead	ot s 0.
	9				Re	ad/	Wri	te	NP	S			Nc Th alv (U po wh 0 = 1 =	Po is bi vays HCF rts a nen t = Po = Po	wer t is po RHD re p he rts a rts a	Sw wer A[F oow JH(are are	vitcl d to ed. PSM er s C is pow alwa	ning spe Wh]) b witc pov er s ays	g: eci it s che ver sw pc	this speci ed. If ered o vitche	bow bit i fies this n. d ed o	er s s cl glo bit n w	wito eare bal o is s hen	ching ed, ti or po et, p the	g is he l er-p orts UH	sup Pov oort s ar	opor ver-s swi e al s po	ted swit tchi way	or i chir ng, /s po red	f po ig m that owe on	rts a lode is, t red	are e the on

Table 103: UHCRHDA Bit Definitions (Continued)



	Ph 0x	ysi 4C(ica DO	I A _00	ddi 48	res	S				UF	ICF	RHE	A							ι	JH	С										
User Settings																					ļ												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 1	2 1	11	10	9	8	7	6	5	4	3	2	1	0
	PC	ΤP	G	Г					Re	sei	rve	d										OCPM	DΤ	NPS	PSM	N	ΟP						
Reset	0	0	0	0	0	1	0	0	?	?	?	?	?	?	?	?	?	?	?	? 0	1	1	0	0	1	0	0	0	0	0	0	1	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	ript	tio	۱																
	8				Ke	ad/	VVri			M			Point for the second s	wer s bi icch itch ivid bal bal bal cro cro cro wer ar (wer ar (ar (ar (ar (ar (ar (ar (ar	t is rolle ing) ually swith swith lear HPS HPS HPS HPS HPS HPS HPS HPS HPS HPS	itch use d. ⁻ is (y. Th tch usk) Pol S1/2 S1/2 S1/2 S1/2 S1/2 S1/2 S1/2 S1/2	Ing d to This clea nis i or p is s rt Pc 2/3[I 2/3[I 2/3[I 2/3[I 2/3[I 2/3[I 2/3[I 2/3] 2/3[I 2/3] 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3 2/3	Moo spi fiel r. If moo er-p et, DA l po to S ver).	de ec ld de p th er S],) we er er er	e: cify h is o IHCF allo ort sv e pc to S to C to C	ow Ny RHI ws vitc rt r clea vitc bba UF t th	v the val DA po chin resp Po ar F por ch (al P HCF HCF	e po lid i [PS rt p g. I pon rt P Port t m to S owe RHI sam	owe f Uł M] owe f Ul ds o owe Po ask Set/ Po ask Set/ DA[me ti	er sv HCF is se er to HCF only er, v wer is o Clea vrite PSM me	vitcl RHE et, () be RHE r to vrite ; wr clea ar C e 1 1 M] b	hing DA[N each cor DB[F port e a 1 rite a red, dob to U sit is	I of IPS PPC PPC I to a 1 1 the al P HC cle	the] (N ort is lled M] wer co cow RHI are	roo lo P s po by (por cor rt is er: v DB[i d, a	t hu owe wer eith t pc nma cor vrite LPS	b po er ed er tl owe ands ands 1 t b) to orts	orts he r S lled ro are
	7:0				Re	ad			NC	P			Nu The Ro No	mb ese ot H te:	er C bits lub. Ali cu thi 0b	ow spe thou rrer ree 0000	nst ecify ugh nt pa dow 00_(rea y the only acka ynst	m e r ag tre 0.	num som je cc	ts: ber e o nfiq	r of f th gur rts,	do le L ratic so	wns ISB on, t this	trea hos he l	am st p USE d a	port orts 3 ho lway	s su are st c /s c	av av ont	orte ailal rolle ains	d by ole i er su	/ the	e ne orts

Table 103: UHCRHDA Bit Definitions (Continued)

3.8.21 UHC Root Hub Descriptor B (UHCRHDB)

The Root Hub Descriptor B register is the second register of two describing the characteristics of the root hub. These fields are written during initialization to correspond with the system implementation. Only bits 1, 2, 3, 17, 18, and 19 are writable for PXA30x; all other bits always read as 0. For PXA31x, bits 1 and 17 are read-only.

	Pł 0x	nys 4C	ica 00_	I A _00	dd 4C	res	6 S				Uŀ	HCF	RHI	ЭΒ							I	υн	С										
User Settings																					I												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2	11	10	9	8	7	6	5	4	3	2	1	0
	PF	PCN	Λ														DI	R							_						_		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	SC	rip	tio	n																
	15	.0			Pa	hee	\\/rit	to					Ea cor set affe cle glo (UI gau ma Po bit bit bit bit bit	ch the Introduction of the sector of the sector of the sector of the sector of the sector of the sector of the sector of the sector of the sector of the sector of the sec	bit ir l co her d o d, th pov CHE d-pov RHE d-pov Bit Un Ga Ga Ga Ga	n th mn nly ne p wer DA[DA[S 3 use nge nge nge 1: 1	is fi hand is bi by cort PSN PSN t 2, 1 to ed, a ed-p ed, a ed-p ed-p ed-p Unu	eld d wl it (L per- is c the mask and 20 alwa alwa alwa alwa oww alwa alwa oww alwa alwa	inc her JHC -po con de 0), i bi , ai ays er i ays er i er i l, 1	dica n Pc CRH prt p troll evice this n Pc t 19 nd t s rea mas s rea mas alwa	tes bw HD ow lec a fie ort ort a ds sk a ds sk a a y	s if ver-s B[F ver s co eld s co eld s co eld s co ro 16 s as on s as on on s re	a p sw PP co / th is bit sp a o Pc eace	oort itch CM ntro ne g igu not 18 on e no (P) ort # (P) ort # ds a	is a ing j) is ol (s lob red vali cor vali cor to tu tu tu tu tu tu tu tu tu tu tu tu tu	affe mc set/ al p to id. res o g sec PX/	cted ode (t, th clea bowe Glok Bit 1 pon ang I. A32) only	l by (UH e po r po ar s bal- 7 c ds 1 ed- ()	a (ICF ort p wite swi orr to g pov	globa RHD. pow convector tchin espo jang ver n	al po A[P: er s set/c ng n ponds ed-p mas 30x	owe SM tate Wh cleanod s to cow k o	er]) is e is en r e ver n y)
	15	:0			Re	ead/	Wri	te	DR				De Ea atta refi Bits cor (UI bit bit bit bit bit bit bits	vice ch t ache ers s 15 rres HCF 0: L 1: 1 A30 1: L 2: 1 3: 1 3: 4	e Re bit is ed c to F 5 thr pon RHF if c Dx o Jnu: if c .15:	emo s de dev Port out din PS1 sec dev nly sec dev dev Ur	oval edic ice gh ² g P /2/3 I, al ice ice ice nuse	ole: ate is re and 4 an ort 3 8 [CS way atta atta atta atta atta atta	d to emilibit d b Sta SC] /s r icho icho alw	o a ova t 2 r bit 0 atus]) to reac ed t reac ed t ed t vays	po ble re b b b s o l s o l s re	ert c e; v ers e a e a Por as Por Por ead	of the vhe to unu ter 1. 0 t # 0 (t # t #	ne r Po Isec 1 is 2 is 3 is 3 is	oot set, rt 2, d. If rren s no s no s no	hui it is set it co t re t re t re	b. W s not id bi t to a onne mov mov	/hei rer t 3 a 1, ectio vabl vabl	n cl mov refe thi on le (leare vable ers t s bit state	ed, t e. B o Po forc us b	he it 1 ort : ces it	3. the

Table 104: UHCRHDB Bit Definitions

3.8.22 UHC Root Hub Status (UHCRHS)

The Root Hub Status register is divided into two parts. The lower part of a word represents the hub status field and the upper part represents the hub status change field.



Table 105: UHCRHS Bit Definitions

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

	Ph 0x	ysi 4C	ic 00	al A _00	dd 50	res	S				UF	ICF	RHS	5							Uŀ	IC										
User Settings																									I							
Bit	31	30	29	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CRWE	Re	s	erve	ed						1				ocic	LPSC	DRWE	Re	se	rve	d										001	LPS
Reset	0	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n															
	31				Re	ead/	Writ	e	CR	WE			Cle Se (U rea 0 = 1 =	ear I etting HCF ads = = No = Cle	Ren g thi RHS as a eff ears	note s Cl S[DR a 0. ect s UH	Wa RW RWE	ikeu Et c E]) b HS	ıp E leai it. ([DR	Enat rs th Clea	ole: e d ring]	evic CF	e re RWE	emc E ha	ote v is n	vak o ef	eup fec	ena t. Th	able iis b	it alv	way	S
	30:	18			-				Re	serv	/ed		Re	serv	ved																	
	17				Re to	ead/ clea	Writ ar	e 1	oc	SIC			Ov Th of eff 1 =	ver C is bi this ect. = a c	Curr t is reg char	ent set ister	Indi by h r. Th has	cato nard ne H oco	or C Iwai ICD	han re w clea	ge: hen ars o th	a c this e C	har bit	nge by v ïeld	has vriti	s oc ng a this	cur a 1. reg	red t Wri jiste	to th ting r	e O a 0	CI fi has	ield no
	16				Re to	ead/ set	Writ SGI	e 1	LP	SC			(R Th bit In to po Wi Th	ead) e ro is a glob turn ode, rts v riting is bi) Lo ot h lwa al F on this vho g a (it is	cal ys ro Powo bit se p ha alwa	Pow doe ead er m ver t sets oort s no ays	ver s as node to al s po pow pow poeff rea	Stat ot su 0. e (L ll po ort p ver o fect d as	US (UPPO DIHC Dorts Dowe cont s 0.	Cha ort ti RHI (set er st rol i	nge he l DA[goa atu nas	/ (\ oca PSI al p s (L sk (l	Vrite I po VI] is ort p IHC JHC	e) S wei s cle bow RH CRH	ear) ear) er). PS1	Glol Itus In I/2/ [PF	bal F fea s bi per- 3[PF 2CM	Pow ture t is v port PS])]) bi	er: ; thu Pov only t is r	is, t en t ver / or not :	his o 1 set.
	15				Reto	ead/	Writ SR\	ve 1 WE	DR	WE			(R En Th a r tra co co W ha 0 = 1 =	ead) able is bi resu nsiti nnee riting s nc = Co) De e: it er me ct si ct si g a o eff onne	evice and tatus tatus 1 se ect. ectS ectS	e Re es a nt, c set s ch s ch ts th ts th tatu	emo cousting ang ang ang sCh	te V nne sing the je is je is levid naną	Vak ct st a L Re s no s a r ce re ge is ge is	eup atu JSB sum t a r emo emo s no s a r	En s ch Su ne E em ote v ote v	able nanę spe Dete ote wak wak	ge b nd t cteo wak eup eup ote wak	Writ bit (l to U d in keup ev en wal	te) \$ JHC ISB terri o ev ent. able keup	Set Re upt rent e (th p e	Rer IPS sum If it . If i nis b vent	note 1/2/ ne st rea t rea hit). \	e Wa 3[C\$ ate ds 0 ads 7 Writi	keu SC])), a 1, ng :	ip as a 0
	14:	2			-				Re	serv	/ed		Re	ser	ved																	
	1				R				00	:1			Ov WI op 0 = 1 =	ver-o nen erat = Po = Ov	set, ions wei ver-o	ent I an s are ope curre	ndio ove e no erat ent	r-cu rma ions con	or: al. s are ditic	nt co e no on e	ond rma xists	itior al 5.	ı ex	ists	. W	hen	cle	are	d, al	l po	wer	

	Ph 0x	ys 4C	ica 00_	I A _00	ddr 50	es	S				UF	ICF	RHS	8							Uł	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CRWE	Re	ese	rve	d		-			-					ocic	LPSC	DRWE	Re	ese	rve	d										oci	LPS
Reset	0	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0
	Bi	ts			Ac	ce	ss		Na	me	;		De	sc	rip	tio	۱															
	0				Re to o	ad/\ clea	Writ r C	e 1 GP	LP	S			(Ro Th bit In tur co 0 = 1 =	ead) e ro is a glob n off ode, ntrol = No = Tu) Lo ot h lway bal F f po it cl l ma o effo rns	cal ub o ys ro Power lears ask l ect off p	Pow ead er m to a s Po bit is	ver s as node all po ort F s no er to	Stat ot su 0. e (w orts Pow ot se o all	us / uppo /her (cle er S et. V	' (W ort t ort t ear f Statu Vritin rts	rite) he l HCR Port is b ng a	Cle Dca HD Pov it or 0 h	ear l po A[P wer nly c nas	Glol wer SM Sta on p no e	oal -sta] is tus orts effe	Pow itus clea bit). wh ct.	ver: feat ar), l In p ose	ture LPS per-j	; thu is s port rt po	is, tl set to Pov	his o wer

Table 105: UHCRHS Bit Definitions (Continued)

3.8.23 UHC Root Hub Port Status1/2/3 (UHCRHPS1, UHCRHPS2, and UHCRHPS3)

UHCRHOSx, shown in Table 106, control and report USB Port 1, 2, and 3 events on a per-port basis. The lower 16 bits of UHCRHPSx reflect the port status, and the upper 16 bits reflect the status change bits. Some status bits have special write behavior. If a transaction (token through handshake) is in progress when a write to change port status occurs, the resulting port status change must be postponed until the transaction completes .

The PPS bit is essentially the V_{bus} enable bit. If PPS is set, it enables the USBHPENx signal. Note that the single-ended receivers must also be on via the apprpriate SSEx bit. If cleared, V_{bus} can't be enabled via USBHPENx. The polarity of the PEN signal is controlled with the PCPL big in the UHCHR register.

When PES is set, the transmit lines, single-ended or differential, are fully enabled for communication with the bus. In order for this bit to remain set, a device must be connected and the CCS bit set, no over-current conditions may exist, and port power must be applied.

The CCS bit sets when a device connects to the controller. Several conditions must be true for CCS to be set: no over-current condition exists, the device removable bit is not set, a connect event is sensed on the bus, port is in a disconnected state prior to this connect event, and no babble activity is occurring.



Note

UHCRHPS1 should be considered reserved for PXA31x. Modifying this register has no effect.

The register organization and individual bit definitions are shown in Table 106.



All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 106: UHCRHPS1/2/3 Bit Definitions

	Ph 0x 0x 0x	4C 4C 4C	ical 00_0 00_0 00_0	Ado 054 058 050	dr L B C	ess					UH UH UH	101 101 101	RH RH RH	PS PS PS	1 (F 2 3	۶X <i>I</i>	\ 32x	aı	nd	Ρ	XA	.3(UH Dx	IC On	Iy)										
User Settings																																			
Bit	31	30	29 28	27		26 25	24	1	23 2	22	21	20	19	18	17	16	5 15	14	ł	13	12	2	11	10	9	1	8	7	6	5	4	3	2	1	0
	Re	ese	rved									PRSC	Reserved	PSSC	PESC	csc	Re	ese	er	ve	ed				I SDA		PPS	Reserved			PRS	CSS	PSS	PES	ccs
Reset	? 	?	??	?	·	? ?	?	+	? 1 Nor	?	?	0	?	0	0	0	?	?		?	?		?	?	0		0	?	?	?	0	0	0	0	0
	ы	15			C	cess		+	Nar	ne	(a al			esc	rip	tic	n																		
	31	:21		-	-		•.	+	Res	erv	/ea		Re	eser	vea				~																_
	20												Th tha no 0 = 1 =	is b at th t ye effe = Pc = Pc	it is ie p t co ect. ort r	se ort mp ese	et at rese olete et is et is	the et h . T not	t c		l of con IC[npl	f th np D \	ne let wri	10- ed. tes	-ms A (a 1	;p Di ∣to	ort ndi o c	res cat lea	set es r thi	sigr that is bi	nal. the	A 1 ≩ po /ritir	ind rt re ng a	icat eset 0 I	tes t is nas
	19								Res	erv	/ed		Re	eser	ved																				
	18			Re	ea	ad/Wr	ite		PSS	SC			Po Th co EC thi sta 0 = 1 =	ort S mpl DP, a s bir atus = Re = Re	it is eteo and t. W cha esur	en se d. 1 3-i 7riti ang me me	d St t by This ms r ng a ge is is n con	atu the sec e-s 0 se ot 0	is qu syr ha t. co ete	Ch JH nch as m ed	nar IC nce nro no	nge wi ni ef	e: ner ncli zat ffeo d	n th ude tior ct.	ne fr es tl n de This	ull he ela s t	re: e 20 iy. ∃ oit i	sur)-m The s a	ne s is re HC Iso	seqi sur CD \ clea	uen me write areo	ce l puls es a d wh	nas se, l 1 t nen	bee _S o cl res	en ear et
	17			R	98	ad/Wr	ite		PES	SC			Pc Th dis ca wr 0 h 0 = 1 =	ort E is b scor use ites nas = No = Ch	Enal it is the do no o ch	ble se t, s po not effe an ge	e Sta swite ort e t set ect. ge in in P	nen che nat thi	s (e ed- ble s t for E	Ch ve of soit. t E na	an nts f p tat . Tl Ena ble	ge s (: ow us ne abl	e: ver bi H He Stat	ch a , oi t to CD Sta tus	as o o be wri tus	ov er c ite	er- rati lea	cur ona rec 1 1	rent al bi I. C :o cl	t co us e han lear	ndit erro iges this	ion, r-ba s fro s bit	bbl m H . W	e), ICE ritin) ga

	Ph 0x 0x 0x	ys 4C 4C 4C	ica 00_ 00_ 00_	IA _00 _00 _00	dd 54 58 5C	res	5 S					10F 10F 10F	R H I R H I R H I	PS1 PS2 PS3	I (F 2 3	×۸	A32:	ar	٦d	i F	PXA	ل 30:) H	IC On	у)										
User Settings																						ļ					ļ					L			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	10	6 15	14	ł	13	3 12	1	1	10	9	8	7	6	5	5	4	3	2	1	0
	Re	se	rve	d			_	_				PRSC	Reserved	PSSC	PESC			ese	ər	r v	ed				LSDA	PPS	Poursed				PRS	CSS	PSS	PES	ccs
Reset	?	?	?	?	?	?	?	?	?	?	?	0	?	0	0	0	?	?		?	?	?		?	0	0	?	?	1	?	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	;		De	sc	rip	ti	on																		
													ocu lf c en: drii no 0 = 1 = Nc	able ver t oc Chr	s. TI ent e, oi to r cur cur cur cur cur cur cur th ano th	he co r so e-e if f an ge the egine	HClonne et po evalution in C e de ster n the system	D w ct sl prt s uate port s port s urre vice is s CS em	erit su is ur eris eris eris eris th	te: itu isp the s c rre nt re t (C b	a s a us is pend disco ent (Cor emov (indio bit is t the	i to cle d V onn Cor ine vab cat se de	Vri econe nn ectole	cte ctio cte cte cte cte cte cte cte cte cte cte	ar th wh occ n s d. Sta atus i in nat y af	a to his k hen urs tatu atus s the this fter atta	Rc as Rc ar ch	Wri Set (is b sinc oot l evic oot	Hul e is	g a t re s s hes b C s no	Dese ot r	crip em(et tc	tor orce tor oval	B ble) orm	, , , ,
	15	10			_				Re	ser	ved		Re	ser	ved																				
	9				Re 1 t CF	ad/ o cl P	Writ ear	te	LS	DA			(Re Wr po cle on to to ha 0 = 1 =	eadj nen rt. V ar, a ly w this s nc s nc = Fu = Lo) Lo rea Vhe a fu her bit, bit, s fl s s s s s s s s s s s s s s s s s	ow Id, III-s III-s th fec pe	Spe this set, spee ne co ct. ed d eed o	ed bit a lo d d urre ontro evic levi	D in w levent oll ce	vidi /-s vid t c lei e a	vice icate spee ce is conn r cle attac attac	Att es f ed c att ec ars	tao tho de tta s t s t ed ed	che e s vic ich stat he	e is e is ed t us i por	(Wi att oth sse tpo	rite f th acl nis et.) Cl ne d por Wh er s	ea evi to t. T en tati	r P ice thi: This the us	ort att s p s fie e H bit.	Pov ach ort. ≱ld i CD Wr	wer ed Wh s va writ iting	to th en alid es a g a (าis ล 1 ว
	8				Re	ad/	Writ	te	PP	S			(RC Th sw is c this (UI (wr (UI 0 = 1 = NC	ead is bi itch dete s bit HCF HCF = Po = Po DTE) Po it re ing ecte t, Ul RHS g a RHS ort p ort p t Th 0	ort fle im d. HC S[L S[L oov oov ne ha	Pov ects f pler HCI CRH PS(to U PS] ver i Wer i HCI as no	ver he D se PS ²)). HCI). S of s or D wi eff	St ponte etc 1/2 H RI ff n rit	tai orf ed s t 2/2 IC HF	tus / t po l. Th this /3[Pf 2D cl PS1 s a 1	(V we bit PS ea /2/	Vr rs bit]) rs 3[ite) stat is y w or : thi LS	Se us, clea ritir set s bi DA]	t Por reg arec ig s glol it by) or Por	ort ard fif et bal v w cl	Pov dles an por ritin ear	vei s c ove g c g c glc	r: of ther-co owe r clea oba Sta	ne t curr er (ar p I po	ype ent writ oort owe bit.	e of cor ing pov r Wr	pow nditi a 1 ver	/er on to
	7:5								Re	serv	ved		Re	ser	ved																				

Table 106: UHCRHPS1/2/3 Bit Definitions (Continued)



	Ph 0x 0x 0x	ys 4C 4C 4C	ica 00_ 00_ 00_	I A _00 _00 _00	dd 54 58 5C	res	55		_		UH UH UH	10F 10F 10F	RH RH RH	PS1 PS2 PS3	1 (F 2 3	×۲.	A 32:	K a	ano	d	PX	43	0x	HC Or	Iy)		-							
User Settings																																		
Bit	31 Re	30 Se	29 rve	28 d	27	26	25	24	23	22	21	20	19 ס	18	17	10	6 15 R	1 es	14 Se	1: r v	3 1 vec	2	11	10	9	8	7	6	5	4	3	2	1	0
												PRSC	Reserv	PSSC	PESC		C C C C									S d d	Deedry			PRS	css	PSS	PES	ccs
Reset	?	?	?	?	?	?	?	?	?	?	?	0	?	0	0	0	?	?	?	?	1		?	?	0	0	?	?	?	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	esc	rip	ti	on																	
	3				Wr	ite			CS	.5			(R WI sig wh co Th a (no inf 0 = 1 = (W	inen nen nne e H) ha t se orm = Pc = Pc) PC this ing port ct s CD s th ort ro ort ro ort ro	is tre tal se ort es es ea	it is asse eset tus is ets th effec rese drive et si et si	sei sta sta s c ne t. gn gn sp	et b ed atu clea po lf c stat tha nal per	la by Lasar artort tu at is nd	wh wh ch red. tree is, t it a s no s ac	/ (He an an at at atu	cor insemp actionsemp actionsemp actionsemp actionse insemp actionse insemp actionsemp actionsemp actionse insemp actionsemp actionsemp actionsemp actionsemp actionsemp actionsemp actionse insemp actionsemp actionsemp actionsemp actionsemp actionsemp actionsemp actionsemp actionsemp actionse insemp actionse insemp actionsemp actionsemp actionsemp actionsemp actionse insemp actio	gna set gna stea oteo	ling ct s d to	to s com Th tatu ets res	et p ple s b wri is is con iet a	ting ting s cle nnec	at: rese this nno a 1 are are scon	et, pr bit t be to th d, th atus nec	ort r is cl set nis t is v cha ted	ese ear if c bit. V rite ange por	t urre Vriti do e. T t.	ent ing es his
													Th eff 0 = 1 =	e H ect. = Nc = Wi	CD Ar o eff rites	w es fec s a	rites sume ct a 1 to	a e is o th	1 t s ir his	to hit s b	o thi tiate pit te	s t ed p ir	oit t on nitia	to ii ly if ate	po a r	te a rt si esu	a re Jsp me	sum end	e. V stat	Vritii us i	ng a s se	i O ł et.	nas	no
	2				Re	ad/	W rit	te	PS	S			(R Th (1) is : sta be wh res Th Wh wh res Th Wh wh ch dis 0 = 1 =	ead is b . If i set l atus set e H riting ite c ang con = Pc = Pc) Point is it in by a cha if c port the e is CD g a does e. T inecont is port is	ort die a s ang ur t re UI ; in s o t s n Thi cte s n s s	Sus cates 0, the set so ge is rent HC i has has so so so so so so so so so so so so so	per fille per fi	enc f th por pe et onr atu pla es po po ms po	d : ne rt i at ne us s, rt s, t ffe ort s t	Sta s po is n d st t the ect s ch ect i s ch ect i t su ect. t su the dec	rt ot ate an sta an shc sp dri	s / (is s su e w end tus ge the cur end cur end	Wi sus spe rite of is is U d p d s rer d s r t h	ite) per end e an the cleaset SBF ropa tatu at i	Se dec ed c d c res arec at ti ES aga s b onn s; ii ; att	t Po l or um d. T te t to t te t to t te t te t te t te t	ort S in the red v e int his l end E st o the / wr stati ead i ptec	usp res vhe erva bit is of th ate. e H(ting us is t se	end esur ume n pc al. T ; als ie p lf a 2. a 1 ; cle ts co susp	: me se ort s his co cl ort r n u to t eare conn	seque usp bit c ear rese ostro this d, th ect d a	uen nce enc cani ed t, o ean bit. his stat	ce . It I not tus

Table 106: UHCRHPS1/2/3 Bit Definitions (Continued)

	P† 0x 0x 0x	4C 4C 4C 4C	ica 00 00 00	I A _00 _00 _00	dd 54 58 50	res	ŝS	1			UH UH UH	101 101 101	RH RH RH	PS PS PS	1 (F 2 3	٩X	32>	an	d	Ρ	XA	30	U F	łC On	Iy)								1		
User Settings																																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	ŀ	13	12	1	1	10	9	8	3	7	6	5	4	3	2	1	0
	Re	ese	rve	d								PRSC	Reserved	PSSC	PESC	csc	Re	ese	er	ve	ed				LSDA		PPS	Reserved			PRS	css	PSS	PES	ccs
Reset	?	?	?	?	?	?	?	?	?	?	?	0	?	0	0	0	?	?	ľ	?	?	1	?	?	0	0)	?	?	?	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		D	esc	rip	tic	on																		
													Indexed sw clear sw (u Pot The clear clear	dica ear 1 vitch nexport E ears HC clea onne able ont port Por HC = Pc = Pc	tes this hed- pect inat CD this cont cont se a cont se t su RHF res cont t su RHF res cont t su cont t su cont cont cont cont cont cont cont cont	wh bit off blec s bi S S t t t t t t t t t t t t t t t t t	ethe whe pow bus d Sta ts th t by 1/2/3 is w us c conr t. If r vher end 1/2/3 sab nabl	er then a ver, actus atus e P write har nect an re whe B[PS led	ne in oltino tive of tires of the sense	e p vity Ch ort ng S], do e e c s SC	ort ver ppe y), i Ena a 2 bit es r bit es r bit susp () i	is ratis ge ab 1 to 1 to 1 to 1 to 1 to 1 s 1 s 1 s 1 s 1 s 1 s 1 s 1 s 1 s 1 s	er urr de bi le o of t s inf Wr et, s c nd	nab ent nal teo t (U Stacket thi et forr thi hau sta	Jed led bu ted JH(atus ar p s re or ng a s b nge atus	or se l. T CR sor egis t e gis t e (l s c	r di litic Erro This HF t e ste na d to s a JH sha	isal on, or, s cl PS ble rive the ilso CR	blec dis suc han 1/2/ writ ble f c sta er th e se tHP e	d. T con h as ge 3[P ing urre tus bat S1/	he r nec s ba alsc ESC a 1 nt c , bu t at Ena the 2/3[oot t ev bbl ca c] tc to i to i to in tem ble con PR	huk eent, e use o be t, ar nect stea pteo Stat nple SC]	s th set d s d s d s us tior) is	tus t. bit of set
	0				Re	ad/	Writ	te	CC	S			(R St Tr CC Tr W by N O Tr 0 1	ead atus nis b nne H ritin ran <u>y</u> ote: Note:	I) Ci s: wit re cteo ICD g a y wr T no vit re o de evic	fleo d, t wr 0 h ite. his on- efleo vic e c	ent (cts t his t ites as r bit i rem cts t re cc onn	he control for the control for		ec urro ad o t ec vay le urr cte	ent s a his ct. T ys r ent ed	tat sta bi The ea	us ate 1, a t to e c ud a	e of anco o cl curr as e o	Wri f the d if lean rent 1 w	te) e d no r th : co vhe) C lov de ne oni en do	vns evic Cu nec the	ir C strea ce is rrer ct st e att	am s cco nt C atu: ach	ent (port nne onn s is ed (por	Con . If a ecte ect not devi	nec a de d, it stat affe ice i	t vice is (cus ecte s	e is D. bit. d

Table 106: UHCRHPS1/2/3 Bit Definitions (Continued)

3.8.24 UHC Status Register (UHCSTAT)

UHCSTAT, shown in Table 107, lets users monitor the non-OHCI interrupt sources. When an event occurs, if the interrupt enable bit for that event is set in the UHCHIE register, the corresponding bit in the UHC Status register (UHCSTAT) is set and an interrupt is sent. UHC Status register bits are cleared only by writing a 1 to the bit. If the corresponding Interrupt Enable bit (in UHCHIE register) is not set, then no interrupt is sent, and the status of the event is not be seen in this register. Refer to the section on the interrupt controller for more details on the two USB host interrupts.



The register organization and individual bit definitions are shown in Table 107.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 107: UHCSTAT Bit Definitions



	Physical Address 0x4C00_0060										Uŀ	108	ST/	Т							UH	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	Re	Se	rve	d					-								SBMAI	SBTAI	UPRI	Reserved	UPS1	НТА	Reserved	HBA	RWUE	Re	se	rve	d			
PXA31x Only	Re	se	rve	d												UPS3	SBMAI	SBTAI	UPRI	Reserved	Reserved	НТА	Reserved	HBA	RWUE	Re	se	rve	d			
Reset	it ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?											?	?	?	?	?	?															
	Bi	ts			Ac	ce	ss		Na	me	;		De	sc	rip	tio	n															
	14				Re to	ad/ Cle	Wri ar	te 1	SB	TAI			Sy Inc tra 1 =	stei lica nsfe = Ta	m B tes ər. 1 rge	us T a ta This t ab	Targ rge inte ort	get A t ab erru eve	Abo ort pt is nt o	rt In eve s no n a	nt c nt c n-m US	upt on a nask B h	US abl	B h e. ∙initi	ost [.] ate	-initi d sy	ate vste	d sy m b	/ste	em t trar	ous Isfe	r
	13 Read/Write 1 to Clear UPRI USB Port Resume Interrupt Indicates a resume, a connect, or a disconnect event on Port 1, Port 2, or Port 3. HCD can clear this bit by writing a 1 to it. This interrupt can only occur if the USB clocks have been stopped (see the clocks and power management chapters for details). An asynchronous signal is sent to the wakeup controller of the clock unit, which then begins sending USB clocks after which, the UHC sends this interrupt to the interrupt controller. 1 = Resume, connect, or disconnect event on Port 1, Port 2. or Port 3.												ort pt sks gnal is he ort 3.																			
	12 — Reserved Reserved																															

Table 107: UHCSTAT Bit Definitions (Continued)



Table 107: UHCSTAT Bit Definitions (Continued)



	Ph 0x	ys 4C	ica 00_	I A _00	dd 60	res	5S				Uŀ	108	ST/	٩T							UF	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	Re	se	rve	d													SBMAI	SBTAI	UPRI	Reserved	UPS1	НТА	Reserved	HBA	RWUE	Re	se	rve	d			
PXA31x Only	Re	se	rve	d												UPS3	SBMAI	SBTAI	UPRI	Reserved	Reserved	НТА	Reserved	HBA	RWUE	Re	se	rve	d			
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	?	0	0	?	0	0	?	?	?	?	?	?	?
	Bi	ts			Ac	ce	ss		Na	m	e		De	esc	rip	tio	n															
	8				Re to	ad/ Clea	Writ ar	te 1	НВ	SA			HC Se tra ap me 1 =	CIB at wh Insfe plica emo = Ho	uffe nile er de ation ry). ost c	r A the esc n w HC	ctive hos ripto hett D c trolle	e or (T ner f an c er is	ontro D) the clea	oller or v hos ir th ces:	r ac vhe it co is b sing	ces n ar ontro it by g the	ses n El oller / se e sh	the D is r is a etting	e da acc acco g it. d m	ta b cess essi nem	uffe sed ing ory.	er fo (thi: the	r th s in sha	e cu forn ared	urre ns t	nt he
	7				Re to	ad/ Clea	Writ ar	e 1	RV	VU	Ξ		HC If e thi po UF ca 1 =	CIR enat s bit rt of HCIN n cle = Re roo	emo bled t is s the NTE ear emo ot h	ote (U set ro [RI this te \ ub	Wal HCI whe ot h D] bi bit Wak	ke L HIE[en a ub a t is by s e U	Jp E RW ren and set, setti p ev	Ever /IE] note the an ing vent	nt bit a US OH it. t on	and akeu B c ICI i one	the up e lock inte e of	e UH ever ks a rrup the	HCF rer ot is	ICC ccur unn als wns	DN[F rs o ing o ge strea	RWE n a . If t ene	E] b dov he rate	it ai wns ed. H	re s trea HCE f the	et), am D
	6:0)			_				Re	ser	ved		Re	eser	ved																	

Table 107: UHCSTAT Bit Definitions (Continued)

3.8.25 UHC Reset Register (UHCHR)

UHCHR provides software with a mechanism to reset the USB core and system bus interface. This register also controls the polarity of the power-control and power-sense signals. A processor reset (full chip reset) sets the Force Host Controller Reset bit (FHR) and must be cleared by the HCD for normal operation. The Clock General Reset bit (CGR) is used only for simulation and test, and user software should never set this bit. This register should not be written to after the USB host begins operation unless an error condition occurs that requires a reset to the system bus interface or to the USB OHCI core (setting bits UHCHR[FSBIR] or UHCHR[FHR]).

The SSEx bits control the per-port single-ended receivers. These bits are also one of the bits that need to be configured to enable the V_{bus} enable signal, USBHPENx. The global SSE bit has to be enabled in order for any of the per-port single-ended receivers to be enabled.

The PSPL bit controls the polarity of the USBHPWR over-current sense input pin. Care must be taken to program the polarity of PSPL early in the initialization of the UHC; otherwise, a false over-current can be triggered whether sensing is enabled or not.



All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 10	8:	UH	ICH	IR	Bit	De	fin	itio	ns																							
	Pł 0x	nys 4C	ica 00_	I A _00	dd 64	res	S				UH	СН	IR								UF	IC										
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	Re	ese	rve	d																	SSEP3	SSEP2	SSEP1	Reserved	PCPL	PSPL	SSE	UIT	SSDC	CGR	FHR	FSBIR
PXA31x Only	Re	ese	rve	d																	SSEP3	SSEP2	Reserved	Reserved	PCPL	PSPL	SSE	UIT	SSDC	CGR	FHR	FSBIR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	1	1	?	0	0	1	0	0	1	1	0
	Bi	ts			Ac	ce	SS		Na	me			De	SC	rip	tio	n															
	31	:12			-				Re	serv	ed		Re	ser	/ed																	
	11	1:12 — 1 Read/Wri 0 Read/Wri						e	SS	EP3			Sle 0 = 1 =	ep En Po Dis Po	Star able rt 3 sabl rt 3	ndb e po po es po	y E wer pow wer	nab r to sup /er t sup	le F the oply o th oply	ior F US	Port B s SB	3: ingl sin	e-er gle-	ndeo end	d re ed ı	ceiv rece	vers eive	and r an	d th d th	e U: ne U	SB ISB	
	10				Re	ad/\	Writ	e	SS	EP2			Sle 0 = 1 =	ep En Po Dis Po	Star able rt 2 sabl rt 2	ndb e po po es po	y E owe wer pow wer	nab r to sup /er t sup	le F the oply o th oply	or F US ie U	Port B s ISB	2: ingl sin	e-er gle-	ndeo end	d re ed ı	ceiv rece	vers eive	and r an	d th d th	e U: ne U	SB ISB	
	9 Read/Write SSEP1 Sleep Standby Enable For Port 1: 0 = Enable power to the USB single-ended receivers and the USB Port 1 power supply 9 NOTE: PXA32x and PXA30x Only																															
					-				Re	serv	ed		Re	serv	/ed	(P)	KA3	1x (Only	/)												
	8	— Reserved Reserved																														
	o — Reserved Reserved 7 Read/Write PCPL Power Control Polarity Low: This bit selects the polarity of the USBHPEN<2:1> output signals. When set to a 1, the output signals are considered active-low. 0 = The polarity of the USBHPEN<2:1> output signals is active high 1 = The output signals are considered active low																															
	6	A section of the USBHPEN<2:1> output signals. When set to a 1, the output signals are considered active-low. 0 = The polarity of the USBHPEN<2:1> output signals is active high 1 = The output signals are considered active low6Read/WritePSPLPower Sense Polarity Low: This bit selects the polarity of the USBHPWR input signal. When set to a 1, the input signals are considered active-low. 0 = The polarity of the USBHPWR input signal. When set to a 1, the input signals are considered active-low. 0 = The polarity of the USBHPWR input signal is active high 1 = The input signals are considered active-low.																														

	Physical Address 0x4C00_0064								Uł	IC	HI	R									U	нс												
User Settings													I																					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	1	19	18	17	1	6	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	Re	se	rve	d																			SSFP3	SSEP2	SSEP1	Reserved	PCPL	PSPL	SSE	UIT	SSDC	CGR	FHR	FSBIR
PXA31× Only	Re	se	rve	d																			SSFP3	SSEP2	Reserved	Reserved	PCPL	PSPL	SSE	UIT	SSDC	CGR	FHR	FSBIR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	1	?	?	?	?	?	?	?	?	?	0	1	1	?	0	0	1	0	0	1	1	0
	Bi	ts			Ac	ce	ss		Na	ım	е		1	De	SC	rip	ti	on																
	5				Re	ad/	Wri	ite	ss	ε			1	Sle	ер	Sta	an	db	/ E	na	ble	:												
	5 Read/Write SSE Steep standby Enable. When set to 1, this bit disables the USB single-ended is and the USB port power supplies for all USB host dow ports. 0 = Enable power to the USB single-ended receivers and port power supply 0 = Enable power to the USB single-ended receivers and port power supply 1 = Disables power to the USB single-ended receiver and port power supply 4 Read/Write UIT									l rea wns d th id th	e U e U	ers am SB SB																						
	4				Re	ad/	Wri	ite	U	Г			ן ע ע נ 1	US Wh reg 0 = 1 =	B Ir en bit iste Dis En	nter set is th er. sabl	ru to na le	upt o 1 it di the the	Tes and rec int int	st: d Te ctly iterr	est for rup up1	mo ce t ot te t tes	de he st b	s ao nter its ir ts in	tive rupt the the	e, thi t sig e UH	s bi nal: ICH	t en s to IIT r IT re	able the egis	es ti UH ster	he i CS	nter TAT	rup	t
	3 Read/Write SSDC Simulation Scale Down Clock: When set to 1, this bit scales down the 1 ms interval clock in the host controller. Only used for test and simulation, it must be 0 for normal operation. 0 = Normal operation 1 = The 1 msec interval clock in the UHC is switched to 1 μsec.												ost I																					
	controller. Only used for test and simulation, it must be 0 for normal operation. 0 = Normal operation 1 = The 1 msec interval clock in the UHC is switched to 1 μsec.2Read/WriteCGRClock Generation Reset: When cleared, this bit resets the host controller clock generation block inside of the OHCI-compliant core. It can be used by the test interface to guarantee deterministic behavior for the host controller block. If cleared, this bit needs to remain active for at least 4 periods of the 12-MHz USB host clock. This bit is to be used only for simulation and testing purposes, and the host controller driver can leave this bit as inactive. This bit is reset to the DPLL circuit is active 1 = The reset to the DPLL is inactive																																	

Table 108: UHCHR Bit Definitions (Continued)



	Physical Address 0x4C00_0064								Uŀ	ICI	HR									Uŀ	IC												
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	Re	se	rve	d																		SSEP3	SSEP2	SSEP1	Reserved	PCPL	PSPL	SSE	UIT	SSDC	CGR	FHR	FSBIR
PXA31x Only	iset ?										CGR	FHR	FSBIR																				
Reset	?	? ? ? ? ? ? ? ? ? ? 0 0 1 0 0 1 1 0 Note: Accesse Note: Description Description																															
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tic	on																
	1	Image: Control of the second secon					Writ	e	FH	R			Fc WI 12 FII fur sig bit 0 = 1 =	nen -MF -O) nctic nec = Nc = Of	Ho set Iz c . Th on. and eds orma HCI	st , fo loc is t This d re to i al c co	Cor rces ked bit n s bit emai rem per re a	ntro s a log nus is ns ain atic nd	re gic at t al: in a on 12	er set th se so the ctiv	Res t to at i clea set e ac /e (1Hz	set: the nter ared acti ctive 1) fo	US face by ve sta or a ic is	Bh the (to a te u t lea s in	ost b it (HC a 1) Intil ast 1	con D fo by f soft I0 μ	troll exa or th the war sec	er C mpl ie h proc e cl	OHC e, th ost cess ears	il co ne v con sor o s thi	ore a vrite troll chip s bi	and er t -res t. Tl	all o set his
	0					ead/	Writ	e	FS	BIR			Fo Wi Int pa sy res res the if t	rce erfa rt of ster set i ques he s is b	Sys a 1 f the f the s w stec syst it al	ster is log P Fl us c ritte ont em wa	m B writ ic. T IFO: clock clock syst syst trolle bus ys r	us l ten This s. T c cy o th eem er p s in eac	Inf tc ir fhe vcl ne bai te ds	terf o th nclu e L les ho bus rtia erfa as	face lis t Ude JHC . Th st c cyc llly f ce l	e Re bit, a s th au is b contr cle. flush has).	eset e sy tom it is rolle The nes alre	: /ste atic use er at sof the eady	is se ally ed w ter twa FIF / rec	ent t ous cle /her the re c Os, que	to al Inte ars n a s USI or ha but stec	II of rfac this softw 3 hc ardw this I a b	the e, th bit vare ost c vare s res	sys afte or cont res set cyc	stem DMA r thi har rolle set s is ne le.	n A, ai dwa er h sent sent	nd are as to ed

Table 108: UHCHR Bit Definitions (Continued)

3.8.26 UHC Interrupt Enable Register (UHCHIE)

This register can individually enable the non-OHCI-defined interrupts sent from the USB host controller to the interrupt controller. They generate only interrupts if the USB clocks have been disabled. The register organization and individual bit definitions are shown in Table 109.

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 109: UHCHIE Bit Definitions





Table 109: UHCHIE Bit Definitions (Continued)



3.8.27 UHC Interrupt Test Register (UHCHIT)

UHCHIT, shown in Table 110, is used for test purposes only. It enables the interrupt path to be exercised independently of the interrupt source (without actually creating conditions in the hardware). With any of the Interrupt Enable bits (UHCHIE) or any of the Interrupt Test bits (UHCHIT) set and the USB Interrupt Test bit (UHCHR[UIT]) set, these bits send an interrupt signal to the interrupt controller. The interrupts are created on rising edge detects; therefore, software must clear an individual bit before that bit can cause a second interrupt. The exception to this requirement is Bit 9 (IRQT), which does not need an enable bit; also, Bit 9 (IRQT) is level detect, and must be cleared before the interrupt can be cleared. The UHCHIT[IRQT] bit enables software developers to create interrupts in their software so that they can debug interrupt handlers.

The register organization and individual bit definitions are shown in Table 110.

Physical Address UHCHIT UHC 0x4C00_006C User Settings Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PXA32x and PXA30x Only Reserved Reserved Reserved **UPS1T** BAT RWUT SMAT UPRT STAT IRQT TAT PXA31x Only Reserved Reserved Reserved Reserved **UPS3T** RWUT SMAT UPRT STAT IRQT BAT TAT Reset ?? ? ? ? ? ? ? ? ? ? ? ? ? 0 0 0 0 0 0 0 0 0 0 ? ? ? ? ? |? |? ? Bits Name Description Access 31:17 Reserved Reserved Read/Write UPS3T USB Overcurrent Sense interrupt Test: 0 = No effect 1 = Force interrupt strobe if UHCHIE[UPS3IE] bit is set 16 NOTE: PXA31x Only Reserved Reserved (PXA32x and PXA30x Only) 15 Read/Write SMAT System Bus Master Abort Interrupt Test: 0 = No effect 1 = Force interrupt strobe (non-maskable) 14 STAT Read/Write System Bus Target Abort Interrupt Test: 0 = No effect 1 = Force interrupt strobe (non-maskable) 13 Read/Write UPRT USB Port Resume Interrupt Test: 0 = No effect 1 = Force interrupt strobe if UHCHIE[UPRIE] bit is set 12 Reserved Reserved Read/Write UPS1T USB Overcurrent Sense Interrupt Test: 0 = No effect 1 = Force interrupt strobe if UHCHIE[UPS1IE] bit is set 11 NOTE: (PXA32x and PXA30x Only) Reserved Reserved (PXA31x Only) 10 TAT Read/Write HCI Interface Transfer Abort Interrupt Test: 0 = No effect 1 = Force interrupt strobe if UHCHIE[TAIE] bit is set 9 Read/Write IRQT Normal OHC Interrupt Test: 0 = No effect 1 = Force interrupt strobe

All reserved bits are read as unknown. Reserved bits must be written with 0b0. A question mark indicates that the reset value is unknown.

Table 110: UHCHIT Bit Definitions





Table 110: UHCHIT Bit Definitions (Continued)

4 SSP Serial Ports

This chapter describes the signal definitions and operation of the four Synchronous Serial Protocol (SSP) serial ports SSP1, SSP2, SSP3, and SSP4 for the processor. All four SSPs are identical in operation and differ only in the number of external interface signals for each SSP and in the memory-map base-address location for each SSP.

4.1 Overview

The SSP port is a synchronous serial controller that can be connected to a variety of external analog-to-digital (A/D) converters, audio and telecommunication CODECs, and many other devices that use serial protocols for data transfer. The SSP controllers directly supports the Texas Instruments* Synchronous Serial Protocol (SSP) and the Motorola* Serial Peripheral Interface (SPI) protocol. Inter-IC Sound (I²S) protocol is supported by programming the Programmable Serial Protocol (PSP) mode for I²S operation.

Note

PSP format is supported only for emulation of the I²S protocol. Operation in PSP mode except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note* is not supported.

The SSP ports are configurable to operate in master mode (the attached peripheral functions as a slave) or slave mode (the attached peripheral functions as a master). The SSP ports supports serial bit rates from 6.3 Kbps (minimum recommended speed) up to 26 Mbps. Serial data sample size can be set to 8 bits, 16 bits, 18 bits or 32 bits in length. A FIFO is provided for transmit data and a second, independent FIFO is provided for receive data. The two FIFOs are both 16 samples deep x 32 bits wide or both 32 samples deep x 16 bits wide.

The FIFOs can be loaded or emptied by the processor using programmed I/O or by DMA burst transfers.

4.1.1 PXA3xx Processor Differences

Table 111 shows the SSP controller differences among the PXA32x, PXA31x, and PXA30x processors. Refer to each individual register for other operating differences.

Table 111: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
Maximum Master Mode Bit Rate	13 Mbps	26 Mbps	13 Mbps
Even/Odd TX indicator	Not Supported	Supported	Not Supported

3. The SSCR0_x[52MM] is used to select the bit rate.

4. The SSSR_x[TX_OSS] indicates whether there are an even or odd number of samples in the TX FIFO.



4.2 Features

The SSP port features are:

- Directly supports Texas Instruments* Synchronous Serial (SSP) and Motorola* Serial Peripheral Interface (SPI).
- The Inter-IC Sound (I²S) protocol is supported by programming the Programmable Serial Protocol (PSP). PSP format is only supported for emulation of the I²S protocol.
- Data sample sizes can be set to 8, 16, 18 or 32 bits
- One FIFO for transmit data (TXFIFO) and a 2nd, independent, FIFO for receive data (RXFIFO).
 For non-packed data mode, the two FIFOs are each 16 rows deep x 32 bits wide for a total of 16 samples.
- FIFO packed mode allows double depth FIFOs if the samples are 8 bits or 16 bits wide. For
 packed data mode, both FIFOs are 32 locations deep x 16 bits wide for a total of 32 samples.
- Master mode and slave mode operation supported
 - The PXA32x processor and PXA30x processor supports a maximum serial bit-rate of 13 Mbps. The PXA31x processor supports a maximum serial bit-rate of 26 Mbps in master mode, and 13 Mpbs in slave mode. (see Note in Section 4.4.1 and Section 4.4.1.1 regarding limitation)
- Receive-without-transmit operation
- Network mode with up to eight time slots for PSP formats, and independent Transmit/Receive in any/all/none of the time slots.
- Audio clock control to provide a 4x or 8x output clock to support most standard audio frequencies.

4.3 Signal Descriptions

This section lists the external interface signals for each of the SSPx ports.

4.3.1 External Interface to Synchronous Serial Peripherals

Table 112, Table 113, External Interface (SSP2), Table 114, External Interface (SSP3), and Table 115, External Interface (SSP4), list the external interface signals from SSP1, SSP2, SSP3 and SSP4, respectively.

Name	Direction	Description
SSPSCLK	Inout	Synchronous Serial Protocol Serial Clock: Controls the timing of a serial transfer. SSPSCLK can be generated internally (master mode) or taken from an external source (slave mode) See SSCR1_1[SCLKDIR] as defined in Table 122.
SSPSFRM	Inout	Synchronous Serial Protocol Serial Frame Indicator: Indicates the beginning and the end of a serialized data sample. The SSPSFRM can be generated internally (master mode) or taken from an external source (slave mode). See SSCR1_1[SFRMDIR] as defined in Table 122.
SSPTXD	Output	Synchronous Serial Protocol Transmit Data: Serial data out. Sample length is selected by SSCR0_1[EDSS,DSS] as defined in Table 121.

 Table 112: External Interface (SSP1)

Name	Direction	Description
SSPSYSCLK	Output	Synchronous Serial Protocol System Clock: An internal version of this signal is divided by 1, 4 or 8 to generate SSPSCLK. See SSACD_1[SCDX8] as defined in Table 132 and SSACD_x[SCDB].
SSPRXD	Input	Synchronous Serial Protocol Receive Data: Serial data in. Sample length is selected by SSCR0_1[EDSS,DSS] as defined in Table 121.
SSPEXTCLK	Input	Synchronous Serial Protocol External Clock: A selectable external clock that replaces the internal 13-MHz clock when SSPSCLK is an output. The SSPEXTCLK input is only used when SSCR0_1[ACS=0,NCS=0,ECS=1] as defined in Table 121 and SSCR1_1[SCLKDIR=0] as defined in Table 122.
SSPSCLKEN	Input	Synchronous Serial Protocol Serial Clock Enable: An asynchronous external enable for SSPSCLK that is only recognized when SSCR0_1[ECS=0] as defined in Table 121 and when the SSP port is the master with respect to the SSPSCLK, that is., SSCR1_1[SCLKDIR=0] as defined in Table 122. 0 = disables SSPSCLK 1 = enables SSPSCLK

Table 112: External Interface (SSP1) (Continued)

Table 113: External Interface (SSP2)

Name	Direction	Description
SSPSCLK2	Inout	Synchronous Serial Protocol Serial Clock 2: Controls the timing of a serial transfer. SSPSCLK can be generated internally (master mode) or taken from an external source (slave mode): See SSCR1_2[SCLKDIR] as defined in Table 122.
SSPSFRM2	Inout	Synchronous Serial Protocol Serial Frame Indicator 2: Indicates the beginning and the end of a serialized data sample. The SSPSFRM can be generated internally (master mode) or taken from an external source (slave mode): See SSCR1_2[SFRMDIR] as defined in Table 122.
SSPTXD2	Output	Synchronous Serial Protocol Transmit Data 2: Serial data out. Sample length is selected by the SSCR0_2[EDSS,DSS] bits as defined in Table 121.
SSPSYSCLK2	Output	Synchronous Serial Protocol System Clock 2: An internal version of this signal is divided by 1, 4 or 8 to generate SSPSCLK. See SSACD_2[SCDX8] as defined in Table 132.
SSPRXD2	Input	Synchronous Serial Protocol Receive Data 2: Serial data in. Sample length is selected by the SSCR0_2[EDSS,DSS] bits as defined in Table 121.
SSPEXTCLK2	Input	Synchronous Serial Protocol External Clock 2: A selectable external clock that replaces the internal 13-MHz clock when SSPSCLK2 is an output. The SSPEXTCLK2 input is only used when SSCR0_2[ECS=1,NCS=0] as defined in Table 121 and SSCR1_2[SCLKDIR=0] as defined in Table 122.



Table 113: External Interface (SSP2) (Continued)

Name	Direction	Description
SSPSCLK2EN	Input	Synchronous Serial Protocol Serial Clock Enable 2: An asynchronous external enable for SSPSCLK that is only recognized when SSCR0_2[ECS=0] as defined in Table 121 and when the SSP2 port is the master with respect to the SSPSCLK, that is, SSCR1_2[SCLKDIR=0] as defined in Table 122. 0 = disables SSPSCLK2 1 = enables SSPSCLK2

Table 114: External Interface (SSP3)

Name	Direction	Description
SSPSCLK3	Inout	Synchronous Serial Protocol Serial Clock 3: Controls the timing of a serial transfer. SSPSCLK can be generated internally (master mode) or taken from an external source (slave mode): See SSCR1_3[SCLKDIR] as defined in Table 122.
SSPSFRM3	Inout	Synchronous Serial Protocol Serial Frame Indicator 3: Indicates the beginning and the end of a serialized data sample. The SSPSFRM3 can be generated internally (master mode) or taken from an external source (slave mode): See SSCR1_3[SFRMDIR] as defined in Table 122.
SSPTXD3	Output	Synchronous Serial Protocol Transmit Data 3: Serial data out. Sample length is selected by the SSCR0_3[EDSS,DSS] bits as defined in Table 121.
SSPSYSCLK3	Output	Synchronous Serial Protocol System Clock 3: An internal version of this signal is divided by 1, 4 or 8 to generate SSPSCLK. See SSACD_3[SCDX8] as defined in Table 132.
SSPRXD3	Input	Synchronous Serial Protocol Receive Data 3: Serial data in. Sample length is selected by the SSCR0_3[EDSS,DSS] bits as defined in Table 121.



Note

SSP3 does not have an external clock input, SSPEXTCLK3, or the clock-enable input SSPSCLK3EN.

Table 115: External Interface (SSP4)

Name	Direction	Description
SSPSCLK4	Inout	Synchronous Serial Protocol Serial Clock 4: Controls the timing of a serial transfer. SSPSCLK4 can be generated internally (master mode) or taken from an external source (slave mode): See SSCR1_4[SCLKDIR] as defined in Table 122.

Table 115:	External	Interface ((SSP4)	(Continued)
-------------------	----------	-------------	--------	-------------

Name	Direction	Description
SSPSFRM4	Inout	Synchronous Serial Protocol Serial Frame Indicator 4: Indicates the beginning and the end of a serialized data sample. The SSPSFRM4 can be generated internally (master mode) or taken from an external source (slave mode): See SSCR1_4[SFRMDIR] as defined in Table 122.
SSPTXD4	Output	Synchronous Serial Protocol Transmit Data 4: Serial data out. Sample length is selected by the SSCR0_4[EDSS,DSS] bits as defined in Table 121.
SSPSYSCLK4	Output	Synchronous Serial Protocol System Clock 4: An internal version of this signal is divided by 1, 4 or 8 to generate SSPSCLK. See SSACD_4[SCDX8] as defined in Table 132.
SSPRXD4	Input	Synchronous Serial Protocol Receive Data 4: Serial data in. Sample length is selected by the SSCR0_4[EDSS,DSS] bits as defined in Table 121.

Note

SSP4 does not have an external clock input, SSPEXTCLK4, or the clock-enable input SSPSCLK4EN.

4.4 Operation

Serial data is transferred between the processor and an external peripheral through FIFOs in the SSP port. Data transfers between an SSPx port and memory are initiated by the processor using programmed I/O or by DMA bursts. Separate transmit and receive FIFOs and serial data paths permit simultaneous transfers in both directions to and from the external peripheral, depending on the protocols chosen.

Programmed I/O can transfer data between:

- The processor and the FIFO Data register for the TXFIFO
- The processor and the FIFO Data register for the RXFIFO
- The processor and the SSP control or status registers

DMA bursts can transfer data between:

- The memory and the FIFO Data register for the TXFIFO
- The memory and the FIFO Data register for the RXFIFO

4.4.1 SSP FIFO Access

The data is accessed through the TXFIFO and RXFIFO. A processor access takes the form of programmed I/O, transferring one FIFO entry per access (see Section 4.4.1.1). Processor accesses are normally triggered by an interrupt caused by a Status register event (see SSP Status register, Table 124, SSSR_x Bit Definitions,) and must always be 32 bits wide. Processor Writes to the TXFIFO are 32-bits wide, but the serializing logic ignores all bits beyond the programmed FIFO data size (see SSCR0_x[EDSS] and SSCR0_x[DSS], Table 121, SSCR0_x Bit Definitions,). Processor reads from the RXFIFO are also 32 bits wide, but the data that is received by the RXD interface signal is written, with zeroes inserted in the MSBs down to the programmed data size, into the RXFIFO.



The TXFIFO and RXFIFO can also be accessed by DMA bursts, which must be 8 bytes, 16 bytes or 32 bytes in length, and must transfer one FIFO entry per access. When SSCR0[EDSS] is set, the SSPx port must be configured as a 32-bit peripheral. The DMA DCMD[WIDTH] register must be at least the data size programmed into SSCR0_x[EDSS] and SSCR0_x[DSS](see Table 121, SSCR0_x Bit Definitions,).

The TXFIFO and RXFIFO are each seen as one 32-bit location by the processor. For data transmission, the SSPx port takes the data from the TXFIFO, serializes it, and transmits it via the SSPTXD serial interface signal to the external peripheral. Data received from the external peripheral via the SSPRXD interface signal is converted to parallel words and written into the RXFIFO.

A programmable FIFO trigger threshold, when exceeded, generates an interrupt or DMA service request that, if enabled, signals the processor or DMA, respectively, to empty the RXFIFO or to refill the TXFIFO.

The TXFIFO and RXFIFOs are differentiated by whether the access is a Read or a Write transfer. Reads from the FIFO Data register automatically target the RXFIFO. Writes to the FIFO Data register automatically target the TXFIFO. From a memory-map perspective, the TXFIFO and the RXFIFO are at the same address. Each FIFO is 16 rows deep x 32 bits wide for a total of 16 data samples. Each sample can be 8 bits, 16 bits, 18 bits, or 32 bits in length.



Note

At serial bit rates approaching 13 MHz for continuous data transfers, the DMA might not be able to access the RXFIFO or TXFIFO fast enough to avoid overflow or underflow, respectively. Using packed mode improves performance.

4.4.1.1 FIFO Operation in Packed Mode

When the TXFIFO and RXFIFO are operating in packed mode, each FIFO is 32 rows deep x 16-bits wide for a total of 32 data samples. For packed mode, each sample can be 8 bits or 16 bits in length. When the data is serialized and transmitted, bits 15 to 0 are transmitted first, followed by bits 31 to 16.

When the TXFIFO and RXFIFO are operating in packed mode, they may best be thought of as a single entry of 32 bits holding two 8-bit or 16-bit samples. Thus, the processor or the DMA should write and read 32 bits of data at a time where each Write or Read transfers two samples. The entire FIFO width (32 bits) must be read/written in this mode. The SSPx port does not support writing two separate 16-bit samples in this mode. Calculate the thresholds based on the number of 32-bit Writes or Reads, not the number of 16-bit or less values.

4.4.2 Trailing Bytes in RXFIFO

When the number of samples in the RXFIFO is less than its trigger threshold level, and no additional data is received, the remaining bytes are called *RXFIFO trailing bytes*. RXFIFO Trailing bytes can be handled by either the processor or DMA, as indicated by the SSCR1_x[TRAIL] bit (see Table 122). RXFIFO Trailing bytes are identified by means of a time-out mechanism and the existence of data within the RXFIFO after timeout.

Note

When FIFO packed mode is used, the DMA can not be used to handle the RXFIFO trailing bytes. The RXFIFO trailing bytes must be handled by the processor.

Copyright © 2009 Marvell

April 6, 2009 Released,

4.4.2.1 Timeout

A timeout condition exists when the RXFIFO has been idle for a period of time defined by the value programmed within the SSP Timeout register, SSTO_x[TIMEOUT], see Table 127. When a timeout occurs, the receiver-timeout interrupt SSSR_x[TINT] bit is set to a 1, and if the timeout interrupt is enabled by the SSCR1_x[TINTE=1] bit (see Table 122), a timeout interrupt signals the processor that a timeout condition has occurred. The timeout timer is reset after a new data sample is received into the RXFIFO. Once SSSR_x[TINT] (see Table 124) is set, it must be cleared by writing 0b1 to SSSR_x[TINT]. Clearing SSSR_x[TINT] also causes the timeout interrupt, if enabled, to be de-asserted.

4.4.2.2 Peripheral Trailing Byte Interrupt

It is possible for the DMA to reach the end of its Descriptor chain while removing RXFIFO data. When this happens, the processor needs to take over because the DMA can no longer service the SSPx port until a new chain is linked. When the DMA has reached the end of its Descriptor chain with data in the RXFIFO, the SSPx port:

- 4. Sets the peripheral trailing-byte interrupt SSSR_x[PINT] (see Table 124).
- 5. Asserts the SSPx port interrupt to signal to the processor that a peripheral trailing-byte interrupt condition has occurred (if the interrupt is enabled by SSCR1_x[PINTE]=1, see Table 122).
- Sets the SSSR_x[EOC] (End of DMA Chain bit see Table 124). If more data is received after SSSR_x[EOC] was set (and SSSR_x[EOC] remains set), then the SSSR_x[PINT] is set. SSSR_x[EOC] must be cleared by writing 0b1 to SSSR_x[EOC].
- Once SSSR_x[PINT] is set, the processor must clear the bit by writing 0b1 to SSSR_x[PINT]. Clearing SSSR_[PINT] also de-asserts the SSP interrupt if it has been enabled (SSCR1_x[PINTE]=1, see Table 122).

The remaining bytes must then be removed by the processor as described in the processor programmed I/O method in Section 4.4.2.3, or by reprogramming a new Descriptor chain and restarting the DMA. Programmers need to be aware of this possibility. Refer to the DMA chapter for details on Descriptor programming and "end-of-chain" events.

4.4.2.3 Removing FIFO Trailing Bytes

SSCR1_x[TRAIL]=0: Trailing bytes left in the RXFIFO are handled by the processor programmed I/O.

This is the default method indicated by SSCR1_x[TRAIL]=0 (see Table 122). If a timeout occurs, the processor is only interrupted by means of a timeout interrupt if it has been enabled by setting SSCR1_x[TINTE]. To read out the trailing bytes from the RXFIFO, software should wait for the timeout interrupt and then read all trailing bytes as indicated by SSSR_x[OSS], SSSR_x [RFL] and SSSR_x [RNE] (see Table 124). To remove trailing bytes using programmed I/O, enable the timeout interrupt by setting SSCR1_x[TINTE] (see Table 122).



Note

If FIFO packed mode is enabled (SSRC0_x[FPCKE]=1), trailing bytes must be removed using programmed I/O. If SSSR_x[OSS]=1, then the last FIFO line only contains 1 sample (see Table 124).

SSCR1_x[TRAIL]=1: Trailing bytes left in the RXFIFO are handle by the DMA controller.

A DMA service request is issued automatically after SSCR1_x[TRAIL] is set and a timeout occurs, SSSR_x[TINT]=1, see Table 122 and Table 124. The DMA empties the RXFIFO unless the DMA reaches the end of its Descriptor chain (see: Section 4.4.2.2). When handling trailing bytes using the

Copyright © 2009 Marvell



DMA, if a timeout occurs and the RXFIFO is empty (SSSR_x[RNE]=0, see Table 124), an end-of-receive (EOR) is sent to the DMA. Refer to the DMA chapter for details regarding EOR.

If a DMA End-of-Chain (EOC) occurs (SSSR_x[EOC]=1) at the time that the last sample is read out of the RXFIFO (the DMA Descriptor chain was just exactly long enough), and the timeout counter is still running (that is, a timeout has not occurred and SSTO_x[TIMEOUT] is non-zero, see Table 127), then, when the timeout does occur, the SSPx port generates a DMA request which creates an RAS interrupt from the DMA (see DMA chapter for details). When this occurs, re-initialize the DMA registers and re-enable the channel for the SSPx port to send its EOR to the DMA controller.



Note

When the SSPx port is running in network mode and the FPCKE is set, use the processor to handle trailing bytes in the RXFIFO with SSCR1_x[TRAIL] cleared and SSCR1_x[PINTE] set. After the PINT interrupt occurs, the interrupt-service routine must clear MOD and wait for NMBSY to go low before removing any extra or trailing samples from the RXFIFO, which can be discarded.

When MOD is set, the SSPx port continues transceiving data even after the TXFIFO is empty and until MOD is cleared. DMA does not have a way to clear MOD and, therefore, it is possible that extra samples may be received in the RXFIFO. Since software must clear MOD, the processor also must handle the trailing bytes.

4.4.3 Frame Counter

The SSPx port sends a start-of-frame signal that can increment a frame counter in the OS timer (see the operating-system timer chapter for details). This signal is two SSPSCLK cycles wide. In normal mode (SSCR0_x[MOD] cleared, see Table 121), this signal is asserted on every sample received. In network mode (SSCR0_x[MOD] set), this signal is asserted once every time that the SSPSFRMx interface signal is asserted.

4.4.4 Data Formats

This section describes the types of formats used to transfer serial data between the processor and external peripherals.

4.4.4.1 Serial Data Formats for Transfer to/from Peripherals

Four interface signals for each SSPx port transfer data between the processor and external peripherals. Although three serial-data formats exist, each has the same basic structure, and in all instance the interface signals are used as:

- SSPSCLKx Defines the bit rate at which serial data is driven onto and sampled from the port.
- SSPSFRMx Defines the boundaries of a basic data "unit," comprised of multiple serial bits.
- SSPTXDx The serial datapath for transmitted data, from the SSPx port to peripheral.
- SSPRXDx The serial datapath for received data, from peripheral to the SSPx port.

A data frame can contain from 8, 16, 18, or 32 bits (see SSCR0_x[EDSS,DSS] in Table 121). Serial data is transmitted most significant bit first. Two formats are directly supported: Motorola* SPI, Texas Instruments* Synchronous Serial Protocol (SSP). Inter-IC Sound (I²S) protocol is supported by programming the Programmable Serial Protocol (PSP) format.

The SSPSFRM function and use varies between each format. SSPSFRM is programmable in direction, delay, polarity, and width. Master and slave modes are supported.
- SPI format: SSPSFRM functions as a chip select to enable the external device (target of the transfer), and is held active-low during the data transfer (during continuous transfers, the SSPSFRM signal can be either held low or pulsed, depending upon the value of SSCR1[SPH]). Master and slave modes are supported. SPI is a full-duplex format.
- SSP format: SSPSFRM is pulsed high for one (serial) data period at the start of each frame. Master and slave modes are supported. SSP is a full-duplex format.
- PSP format (I²S): SSPSFRM is programmable in direction, delay, polarity, and width. Master and slave modes are supported. PSP can be programmed to be either full or half-duplex format.

The SSPSCLK function and use varies between each format.

- SPI format: Programmers choose which edge of SSPSCLK to use for switching transmit data and for sampling receive data. In addition, the phase of SSPSCLK is movable, shifting its active state one-half cycle earlier or later at the start and end of a frame. Master and slave modes are supported, and in both, the SSPSCLK only toggles during active transfers (does not run continuously).
- SSP format: Data sources switch transmit data on the rising edge of SSPSCLK, and sample receive data on the falling edge. Master and slave modes are supported. When driven by the SSPx port, the SSPSCLK only toggles during active transfers (not continuously) unless the SSPSCLKEN or ECRA/ECRB functions are used. When the SSPSCLK is driven by another device, it is allowed to be either continuous or only driven during transfers.
- PSP format (I²S): Programmers choose which edge of SSPSCLK to use for switching transmit data, and for sampling receive data. In addition, the Idle state for SSPSCLK and the number of active clocks that precede and follow the data transmission are all programmable. Master and slave modes are supported. When driven by the SSPx port, the SSPSCLK toggles only during active transfers, not continuously, unless the SSPSCLKEN or ECRA/ECRB functions are used. When the SSPSCLK is driven by another device, it can be either continuous or driven only during transfers, but certain restrictions on PSP parameters apply (see Section 4.4.4.4).

Normally, the serial clock (SSPSCLK) when driven by the SSPx port toggles only while an active data transfer is underway. There are several conditions, however, that can cause the clock to run continuously. If the Receive-Without-Transmit mode is enabled by setting SSCR1[RWOT], the SSPSCLK toggles regardless of whether transmit data exists within the Transmit FIFO. The SSPSCLK also toggles continuously if the SSPx port is in Network mode (see Section 4.5.2.1), or if SSPSCLKEN, ECRA, or ECRB is enabled (see Section 4.5.3.5 and Section 4.5.3.6). At other times, SSPSCLK is held in an inactive or Idle state, as defined by the specified protocol under which it operates.

4.4.4.2 TI-SSP Format Details

SSPSFRM asserts for one clock period when outgoing data in the SSP controller is ready to transmit. On the following clock, data to be transmitted is driven on SSPTXD one bit at a time, most significant bit first. For receive data, the peripheral similarly drives data on the SSPRXD pin. Word length can be 8, 16, 18 or 32 bits. All output transitions occur on the rising edge of SSPSCLK while data sampling occurs on the falling edge. The SSPTXD signal either retains the value of the last bit sent (Bit 0) or goes to three-state at the end of the transfer. If the SSPx port is disabled or reset, SSPTXD is forced to zero (unless SSCR1[TTE] is set, in which case it goes into a three-state condition).

The start of one frame immediately follows the completion of the previous for back-to-back transfers. The MSB of one transfer immediately follows the LSB of the preceding with no "dead" time between them.

When the enhanced SSPx port is a master to the frame synch (SSPSFRM) and a slave to the clock (SSPSCLK), then at least three extra clocks (SSPSCLKs) are needed at the beginning and end of each block of transfers to synchronize control signals from the ARM* peripheral bus (APB) clock domain into the SSP clock domain (a block of transfers is a group of back-to-back continuous transfers).



4.4.4.3 SPI Format Details

SPI format has four possible sub-modes, depending on the SSPSCLK edges selected for driving data and sampling received data, and on the selection of the phase mode of SSPSCLK (see Section 4.5.3.20 and Figure 50 for a complete description of each sub-mode).

SSPSCLK and SSPTXD are low and SSPSFRM is high for SPI format when the SSPx port is idle or when disabled. SSPSFRM goes low (at the rising edge of the SSPSCLK) and stays low for the remainder of the frame when transmit data is available. The most significant bit of the serial data is driven onto SSPTXD one half-cycle later, and halfway into the first bit period, SSPSCLK asserts high and continues toggling for the remaining data bits. Data transitions on the falling edge of SSPSCLK and is sampled on the rising edge of SSPSCLK. Eight, 16, 18, or 32 bits can be transferred per frame.

With the assertion of SSPSFRM, receive data is driven simultaneously from the peripheral on SSPRXD, most significant bit first. Data transitions on SSPSCLK falling edges, and is sampled by the controller on rising edges. At the end of the frame, SSPSFRM is de-asserted high one clock period (at the rising edge of the SSPSCLK) after the last bit has been latched at its destination, and the completed incoming word is shifted into the "incoming" FIFO. The peripheral can drive SSPRXD to a high-impedance state after sending the last bit of the frame. SSPTXD retains the last value transmitted when the controller goes into Idle mode, unless the enhanced SSPx port is disabled or reset (which forces SSPTXD to zero).

For back-to-back transfers, start and completion are like those of a single transfer, but SSPSFRM does not de-assert between words. Both transmitter and receiver know the word length, and keep track internally of the start and end of words (frames). There are no "dead" bits; the least significant bit of one frame is followed immediately by the most significant bit of the next. When in Motorola SPI format, the enhanced SSPx port can be either a master or a slave device, but the clock and frame direction must be the same. For example, the SSCR1_x[SCLKDIR] and SSCR1_x[SFRMDIR] bits must both be set or both be cleared.

4.4.4.4 Programmable Serial Protocol (PSP) Format



PSP format is supported only for emulation of the I²S protocol. Operation in PSP mode except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note* is not supported.

The PSP format defines programmable parameters that determine the transfer timings between data samples.

Four serial clock modes are defined in SSPSP_x[SCMODE] (see Table 128). These modes select the SSPSCLKx rising and falling edges for driving data, sampling received data, and the SSPSCLKx idle state.

As shown in Table 115, Table 116, and Table 118, the idle and disable modes of the SSPTXDx, SSPSCLKx, and SSPSFRMx interface signals are programmable using the

SSPSP_x[ETDS,SFRMP,SCMODE] bits (see Table 128). When transmit data is ready, SSPSCLKx remains in its Idle state for the number of serial clock (SSPSCLK) periods programmed into the SSPSP_x[STRTDLY]) start delay field.

SSPSCLKx then starts toggling. SSPTXDx remains in the idle state for the number of serial clock periods programmed into the SSPSP_x[DMYSTRT]) dummy start field. SSPSFRMx is asserted after the number of half serial clock periods programmed into the SSPSP_x[SFRMDLY] serial frame-delay field. SSPSFRMx remains asserted for the number of serial clock periods programmed into SSPSP_x[SFRMWDTH] (serial frame-width field), then SSPDFRMx de-asserts.

Serial data of 8, 16, 18, or 32 bits can be transferred per frame by setting SSCR0_x[EDSS] and SSCR0_x[DSS] to the preferred data size select (see Table 121). Once the last bit (LSB) is transferred, SSPSCLKx continues toggling for the number of serial clock periods programmed into the SSPSP_x[DMYSTOP] dummy stop field. SSPTXDx either retains the last bit-value transmitted or is forced to 0, depending on the value programmed into the SSPSP_x[ETDS] end-of-transfer-data state field, when the SSPx port goes into Idle mode, unless the SSPx port is disabled or reset, which forces SSPTXDx to 0.

With the assertion of SSPSFRMx, receive data is driven simultaneously from the peripheral onto SSPRXDx, MSB first. Data transitions on the SSPSCLKx edge based on the serial-clock mode that is selected (see SSPSP_x[SCMODE] in Table 128) and is sampled by the SSPx port on the opposite clock edge. When the SSPx port is a master to SSPSFRMx and a slave to SSPSCLKx, at least three extra SSPSCLKs are needed at the beginning and end of each block of transfers to synchronize control signals from the APB clock domain into the SSP clock domain (a block of transfers is a group of back-to-back continuous transfers).

The PSP mode should not be configured as:

sfrmdly/2 + sfrmwidth = dmystrt + dmystop + frame_size & dmystop = 0

This is an obscure case. PSP mode yields an error if configured as mentioned above.



Figure 41: PSP Programmable Serial Protocol Format

Note: If SSPx port is the master of SSPSCLKx (output) and SSPSP_x[ETDS=0],

the end-of-transfer-data state for the SSPTXD line is 0. If the SSP is the master of the clock, and the SSPSP[ETDS] bit is set, then the SSPTXD line remains at the last bit transmitted (LSB).

If the SSPx port is a slave to SSPSCLK (input), and modes 1 or 3 are used, then the End of Transfer data state (ETDS) can only change from the LSB if more SSPSCLKs are sent to the SSPx port (for example., dummy stop clocks or slave SSPSCLK is free-running).





Figure 42: PSP Programmable Protocol Format (Consecutive Transfers)

Table 116: Programmable Protocol Parameters

Symbol	Definition	Range	Units
-	Serial clock mode (SSPSP[SCMODE])	(Drive, Sample, SSPSCLK Idle) 0 - Fall, Rise, Low 1 - Rise, Fall, Low 2 - Rise, Fall, High 3 - Fall, Rise, High	-
-	Serial frame polarity (SSPSP[SFRMP])	High or Low	-
T ₁	Start delay (SSPSP[STRTDLY])	0 - 7	Clock period
T ₂	Dummy start (SSPSP[EDMYSTRT] + SSPSP[DMYSTRT])	0 - 15	Clock period
T ₃	Data size (SSCR0[EDSS] and SSCR0[DSS])	4 - 32	Clock period
T ₄	Dummy stop (SSPSP[EDMYSTOP] + SSPSP[DMYSTOP])	0 - 31	Clock period
T ₅	SSPSFRM delay (SSPSP_x[SFRMDLY])	0 - 127	Half-clock period
T ₆	SSPSFRM width (SSPSP_x[SFRMWDTH])	1 - 63	Clock period

Table 116: Programmable Protocol Para	ameters (Continued)
Table 110.1 regrammable riotocorran	

Symbol	Definition	Range	Units
-	End of transfer data state (SSPSP_x[ETDS])	Low or [bit 0]	-

SSPSFRM delay (T₅) *must not* extend beyond the end of T₄. SSPSFRM width (T₆) must be asserted for at least one SSPSCLK period, and should be de-asserted before the end of T₄ (for example, in terms of time, not bit values, (T₅ + T₆) <= (T₁ + T₂ + T₃ + T₄), 1<= T₆ < (T₂ + T₃ + T₄), and (T₅ + T₆) >= (T₁ + 1) to ensure that SSPSFRM is asserted for at least two edges of SSPSCLKx). Program T₁ to 0b0 when SSPSCLKx is enabled by SSPSCLKxEN, or either of the SSCR1_x[ECRA,ECRB] bits. While the PSP can be programmed to generate the assertion of SSPSFRMx during the middle of the data transfer (for example, after the MSB has been sent), the SSPx port is unable to receive data in frame-slave mode (SSPSP_x[SFRMDIR] set, see Table 128) if the assertion of frame is not before the MSB is sent (for example, T₅ <= T₂ if SSCR1_x[SFRMDIR] is set, see Table 122). Transmit data transitions from the end-of-transfer-data state (ETDS) to the next MSB data value upon assertion of the internal version of SSPSFRM. Program SSPSP_x[STRTDLY] = 0x00 whenever SSPSCLKx or SSPSFRMx is configured as an input (for example, SSCR1_x[SCLKDIR] cleared and SSCR1_x[SFRMDIR] cleared, see Table 122).



Note

When the SSPx port is slave to the frame, the sum of $T_1+T_2+T_3+T_4$ can be less than the actual time from the beginning of the current frame to the beginning of the next frame. For example, when the rate of SSPSCLKx is 13 MHz and the data sample size is 16-bits, the beginning of the frame can occur at a rate of 8 KHz.

4.4.5 High Impedance on SSPTXDx

The SSP supports placing the SSPTXDx into high impedance during idle times instead of driving SSPTXDx as controlled SSCR1_x[TTE] and SSCR1_x[TTELP]. SSCR1_x[TTE] enables three-stating on SSPTXDx. The SSCR1_x[TTELP] determines on which SSPSCLK phase SSPTXDx becomes high impedance.

4.4.5.1 TI SSP Format

The enhanced SSPx port behaves as described in Section 4.4.5.3, PSP Format when $SSCR1_x[TTE=0]$.

If SSCR1_x[TTE=1], see Figure 44 for SSPTXDx functionality when SSCR1_x[TTELP=1].

Figure 44: TI SSP with SSCR1_x[TTE=1] and SSCR1_x[TTELP=1]





4.4.5.2 Motorola SPI Format

Refer Section 4.4.4.3 when SSCR1[TTE] is cleared.

SSCR1_x[TTELP] must be cleared for Motorola SPI format. See Figure 45 for SSPTXDx functionality if SSCR1_x[TTE=1]. SSPTXDx three-states whenever SSPSFRMx is not asserted for Motorola SPI format.

Figure 45: Motorola SPI with SSCR1_x[TTE=1] and SSCR1_x[TTELP=0]



4.4.5.3 PSP Format

Clear SSCR1_x[TTE] (refer to Section 4.4.4.3) for SSP functionality. See Figure 46 and Figure 47 for SSPTXDx functionality when SSCR1_x[TTE=1].

Figure 46: PSP Format with SSCR1_x[TTE=1], SSCR1_x[TTELP=0] and SSCR1_x[SFRMDIR=1]





Figure 47: PSP Format with SSCR1_x[TTE=1], and either SSCR1_x[TTELP=1] or SSCR1_x[SFRMDIR=0]

4.4.6 Parallel Data Formats for FIFO Storage

All processor and DMA accesses transfer one FIFO entry per access. Data in the FIFOs is either stored with one 32-bit value per data sample (in non-packed or sample > 16 bits) or in a 16-bit value in packed mode when the data is 8 or 16 bits. Within each 32-bit or 16-bit field, the stored data sample is right-justified, with the least significant bit of the word in bit 0. In the receive FIFO, unused bits are packed as zeroes above the most significant bit. In the transmit FIFO, unused "don't-care" bits are above the most significant bit. For example, DMA and processor accesses do not have to write to the unused bit locations. Logic in the SSP automatically formats data in the transmit FIFO so that the sample is properly transmitted on SSPTXD in the selected frame format.

4.4.7 FIFO Operation

This section describes the operation of transmit and receive FIFOs.

4.4.7.1 Tavor PV Processor-Initiated Data Transfers

Two separate and independent FIFOs are present for transmitting (TXFIFO to peripheral) and receiving (RXFIFO from peripheral) serial data. The FIFOs are filled or emptied by programmed I/O or DMA bursts.

4.4.7.2 Using Programmed I/O Data Transfers

FIFO filling and emptying can be performed by the processor in response to an interrupt from the FIFO logic. Each FIFO has a programmable FIFO trigger threshold that triggers an interrupt. When the number of entries in the RXFIFO exceeds SSCR1_x[RFT] (see Table 122), an interrupt is generated (if enabled) that signals the processor to empty the RXFIFO. When the number of entries in the TXFIFO is less than or equal to SSCR1_x[TFT] plus 1, an interrupt is generated (if enabled) that signals the processor to refill the TXFIFO.



The SSP Status register (see Section 4.5.3.1) can be polled to determine how many samples are in a FIFO, and whether the FIFO is full or empty. Software ensures that the proper SSCR1_x[RFT,TFT] values are chosen to prevent SSSR_x[ROR,TUR] error conditions (see Table 124).

4.4.7.3 Using DMA Data Transfers

The DMA controller can also be programmed to transfer data to and from the FIFOs. Be careful when setting the FIFO trigger threshold levels by setting the correct DMA burst sizes. Such attention prevents overruns of the TXFIFO or underruns of the RXFIFO when using the DMA. TXFIFO overruns and RXFIFO underruns are silent errors. There is no indication of the overrun or underrun condition other than missing data at the receiving end of the link. The DMA burst size must be smaller than the trigger threshold.

The programming model for using DMA is:

- Program the total number of Transmit/Receive byte lengths, burst sizes, and peripheral width.
- When not using the FIFO packed mode, program DCMD_x[Width] to 0b01 for FIFO data sizes of 8 bits, 0b10 for FIFO data sizes of 16 bits, and 0b11 for FIFO data sizes of more than 16 bits. The SSP stores one data sample per FIFO location where each FIFO has 16 locations when not using packed mode. For example, the DMA burst size (DCMD_x[Size]) must not exceed 16 bytes when DCMD_x[Width] is set to 0b01 (byte wide).
- When using FIFO packed mode (see Section 4.4.1.1), program DCMD_x[Width] to 0b11. The SSP stores two data samples per FIFO location where each FIFO has 16 locations when using packed mode. Therefore, the DMA burst size (DCMD_x[Size]) must not exceed 16 bytes when DCMD_x[Width] is set to 0b11 (more than 16 bits wide).
- Because the SSP is not flow-controlled and it has only 16 location FIFOs, software must program the TXFIFO threshold (SSCR1_x[TFT], see Table 122), RXFIFO threshold (SSCR1_x[RFT]), and the DMA burst size to ensure that a TXFIFO overrun or RXFIFO underrun does not occur. Software must also ensure that the SSP DMA requests are properly prioritized in the system to prevent overruns and underruns.
- Program the preferred values into the SSP Control registers (see Table 121 and Table 122).
- Enable the SSP by setting SSCR0_x[SSE].
- Set the run bits in the DMA Command register.
- The DMA waits for either the TXFIFO or RXFIFO service request.
- If the receive byte length is not an even multiple of the transfer burst size, a trailing- byte condition may occur as described in Section 4.4.2.

The DMA channel should be set up to transmit and receive the same number of bytes in full-duplex formats where the SSP always receives the same number of data samples that it transmits.

SSP Sample Size (bits)	DMA Width DCMD[WIDTH]	Burst Size	TFT TX FIFO Trigger Threshold	RFT RX FIFO Trigger Threshold
8	1 byte WIDTH=0b01	8	7	8
16, 18 or 32	4 bytes WIDTH=0b11	16	3	4
16, 18 or 32	4 bytes WIDTH=0b11	32	7	8

Table 117: SSCR1_x[TFT, RFT] Values with DMA Burst Sizes

The DMA transmit-burst size is limited because the smallest TFT value is zero, which equates to one sample left in the TXFIFO. Software must program the TXFIFO threshold and the DMA burst size (DCMD[Size]) such that an overflow of the TXFIFO does not occur. Software must program the RXFIFO threshold and the DMA burst size such that an underflow of the RX FIFO does not occur.



Note

When the FIFO packing-enable bit, SSCR0_x[FPCKE] is set to 0b1, the SSCR1_x[TFT,RFT] fields represent twice the number of FIFO entries as when the packing enable bit is 0b0. When in packed mode, the maximum allowed DMA burst size (8 or 16) in Table 118 could be doubled.

4.4.8 Baud-Rate Generation

When the SSP is configured as the master (output) of SSPSCLKx as determined by clearing SSCR1_x[SCLKDIR], see Table 122. The baud rate (or serial bit-rate clock SSPSCLKx) is generated internally by dividing the on-chip clock (13 MHz), the network clock (CLK_EXT, described in the GPIO chapter), or the SSP external clock (SSPEXTCLKx) by a programmable divider (SSCR0_x[SCR], see Table 121) to generate baud rates up to 13 Mbps. Additionally, if audio clock select SSCR0_x[ACS] is set, then the frequency of the clock sent to the SSP is determined by the Audio Clock Divider register (see Section 4.5.12.4 and the Audio Clock Dither Divider register (see Section 4.5.13). This audio clock can also be changed by the baud-rate divider in the SSP, but phase relationship with SSPSYSCLKx is lost.

Table 119 shows the clock selected to drive the baud-rate generator by the external clock select SSCR0_x[ECS], audio clock select SSCR0_x[ACS], and network clock select SSCR1_x[NCS] bits (see Section 4.5.2.1). When the clock source is to be changed, software must:

- Disable the SSPx port by writing 0b0 to SSCR0_x[SSE].
- Disable the SSP port internal clock by clearing the appropriate bit in the Clock Enable Register.
 See the Clocks and Power Management chapters for more information.
- Write the SSCR0_x[ECS,ACS,NCS] bits.
- Write 0b1 to the appropriate bit in the CKEN register to re-enable the SSPx port internal clock.
- Set SSCR0_x[SSE] to re-enable the SSPx port.

Whenever the baud rate is to be changed, software must:

- Disable the SSPx port by clearing SSCR0_x[SSE].
- Write a new value to SSCR0_x[SCR].
- Set SSCR0_x[SSE] to re-enable the SSPx port.
- Wait 2 SSPSCLK cycles before writing new data to the TXFIFO.

For more information, see the Clocks and Power Management chapters in *PXA3xx Processor* Family Vol. I: System and Timer Configuration Developers Manual.

Table 119: SSP Clock Selection

SSCR0_x	SSCR0_x	SSCR0_x	SSCR0_x	Selected Clock
[ACS]	[ECS]	[NCS]	[52mm]	
0	0	0	X	On-chip clock (internal 13-MHz PLL)

Copyright © 2009 Marvell



SSCR0_x [ACS]	SSCR0_x [ECS]	SSCR0_x [NCS]	SSCR0_x [52mm]	Selected Clock
0	Х	1	x	Network clock (CLK_EXT)
0	1	0	x	SSP external clock (SSPEXTCLKx)
1	X	X	X	On-chip audio clock (determined from internal PLL, Audio Clock Divider register and Audio Clock Dither Divider register values)
0	0	0	1	On-chip clock (internal 26-MHz PLL)

Table 119: SSP Clock Selection (Continued)

4.5 Register Descriptions

Each SSPx consists of twelve registers: seven control, one data, two status, one time-out, and one test.

- The SSP Control registers SSCR0_x (see Table 121) SSCR1_x (see Table 122) specify the baud rate, data length, frame format, data-transfer mechanism, and port enabling. In addition, they permit setting the FIFO trigger thresholds that trigger an interrupt.
- All registers must be accessed using aligned words.
- In SSCR0_x (see Table 121), DSS, FRF, EDSS, ECS, NCS, ACS and FPCKE must be modified before SSE is set to 0b1. All bits in SSCR1_x (see Table 122) must be written before the SSCR0-x[SSE] is set. Any writable bits in the SSSR_x (see Table 124), SSTO_x (see Table 127), and SSITR_x (see Table 125) registers can be modified at any time. All bits in the SSPSP_x (see Table 128) and SSACD_x (see Table 132) registers must be written before the SSCR0_x[SSE] is set. All bits in the SSRSA_x (see Table 130) and SSTSA_x (see Table 129) register should be written before the SSCR0_x[SSE] is set.
- The Timeout register SSTO_x (see Table 127) programs the timeout value that signals a specified period of RXFIFO inactivity.
- The SSPx port Programmable Serial Protocol SSPSP_x (see Table 128) register programs the parameters used to define PSP format data transfer.



Note

PSP format is only supported for emulation of the I²S protocol. Operation in PSP mode except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note* is not supported.

The Data register SSDR_x (see Table 126) is mapped as one 32-bit location, which physically points to either of two 32-bit registers: one register is for Writes of data transfers to the TXFIFO, while the other register is for Reads that take data from the RXFIFO. A processor Write cycle or burst DMA Write cycle loads successive words into the SSDR_x Write register and then into the TXFIFO. A processor-Read cycle or burst-DMA Read cycle takes data from the SSDR_x Read register, and the RXFIFO reloads it with available data samples when available.

Read and Write DMA bursts should not increment the address of the SSDR_x register; all accesses to the SSDR_x register address target either the DDSR_x Read register or the SSDR_x Write register. The TXFIFO and RXFIFO are independent buffers that allow full-duplex operation.

Besides showing the state of the FIFO buffers, the Status register SSSR_x (see Table 124) shows whether the programmable FIFO trigger thresholds has been passed and whether a transmit or receive FIFO service request is active. The SSSR_x register also shows the actual "fullness" of either FIFO. Flag bits in the SSSR_x register indicate if the SSPx port is actively transmitting data, if the TXFIFO is not full, and if the RXFIFO is not empty. The SSSR_x[ROR] bit signals an overrun of the RXFIFO, in which case newly received data would be discarded, see Section 4.5.4.10.

When programming registers, reserved bits must be written as 0b0, and they read as undefined.

4.5.1 Register Summary

Table 120_shows the SSPx Port registers and their physical addresses. The base addresses of the SSPx ports are as follows:

SSP1 = 0x4100_0000, SSP2 = 0x4170_0000, SSP3 = 0x4190_0000, SSP4 = 0x41A0_0000

Physical Address	Description	Page
	SSP Controller 1 (SSP1)	
0x4100_0000	SSP Control Registers 0 (SSCR0_x)	page 301
0x4100_0004	Mode Select (MOD)	page 305
0x4100_0008	TXD Three-State Enable On Last Phase (TTELP)	page 312
0x4100_000C	SSP Interrupt Test Registers (SSITR_x)	page 327
0x4100_0010	Test RXFIFO Overrun (TROR)	page 328
0x4100_0014 - 0x4100_0024	Reserved	
0x4100_0028	SSP Time Out Registers (SSTO_x)	page 329
0x4100_002C	SSP Programmable Serial Protocol Registers (SSPSP_x)	page 330
0x4100_0030	Extended Dummy Stop (EDMYSTOP)	page 332
0x4100_0034	SSP RX Time Slot Active Registers (SSRSA_x)	page 335
0x4100_0038	SSP Time Slot Status Registers (SSTSS_x)	page 336
0x4100_003C	Network Mode Busy (NMBSY)	page 336
0x4100_0040	SSP Audio Clock Dither Divider Registers (SSACDD_x)	page 342
0x4100_0044 – 0x410F FFFF	Reserved	

Table 120: SSP Register Summary



Table 120: SSP Register Summary (Continued)

Physical Address	Description	Page
	SSP Controller 2 (SSP2)	
0x4170_0000	SSP Control Registers 0 (SSCR0_x)	page 301
0x4170_0004	Mode Select (MOD)	page 305
0x4170_0008	TXD Three-State Enable On Last Phase (TTELP)	page 312
0x4170_000C	SSP Interrupt Test Registers (SSITR_x)	page 327
0x4170_0010	Test RXFIFO Overrun (TROR)	page 328
0x4170_0014 - 0x4170_0024	Reserved	
0x4170_0028	SSP Time Out Registers (SSTO_x)	page 329
0x4170_002C	SSP Programmable Serial Protocol Registers (SSPSP_x)	page 330
0x4170_0030	Extended Dummy Stop (EDMYSTOP)	page 332
0x4170_0034	SSP RX Time Slot Active Registers (SSRSA_x)	page 335
0x4170_0038	SSP Time Slot Status Registers (SSTSS_x)	page 336
0x4170_003C	Network Mode Busy (NMBSY)	page 336
0x4170_0040	SSP Audio Clock Dither Divider Registers (SSACDD_x)	page 342
0x4170_0044 – 0x417F FFFF	Reserved	
	SSP Controller 3 (SSP3)	
0x4190_0000	SSP Control Registers 0 (SSCR0_x)	page 301
0x4190_0004	Mode Select (MOD)	page 305
0x4190_0008	TXD Three-State Enable On Last Phase (TTELP)	page 312
0x4190_000C	SSP Interrupt Test Registers (SSITR_x)	page 327
0x4190_0010	Test RXFIFO Overrun (TROR)	page 328
0x4190_0014 - 0x4190_0024	Reserved	
0x4190_0028	SSP Time Out Registers (SSTO_x)	page 329
0x4190_002C	SSP Programmable Serial Protocol Registers (SSPSP_x)	page 330
0x4190_0030	Extended Dummy Stop (EDMYSTOP)	page 332
0x4190_0034	SSP RX Time Slot Active Registers (SSRSA_x)	page 335

Physical Address	Description	Page
0x4190_0038	SSP Time Slot Status Registers (SSTSS_x)	page 336
0x4190_003C	Network Mode Busy (NMBSY)	page 336
0x4190_0040	SSP Audio Clock Dither Divider Registers (SSACDD_x)	page 342
0x4190_0044 – 0x419F FFFF	Reserved	
	SSP Controller 4 (SSP4)	
0x41A0_0000	SSP Control Registers 0 (SSCR0_x)	page 301
0x41A0_0004	Mode Select (MOD)	page 305
0x41A0_0008	TXD Three-State Enable On Last Phase (TTELP)	page 312
0x41A0_000C	SSP Interrupt Test Registers (SSITR_x)	page 327
0x41A0_0010	Test RXFIFO Overrun (TROR)	page 328
0x41A0_0014 - 0x41A0_0024	Reserved	
0x41A0_0028	SSP Time Out Registers (SSTO_x)	page 329
0x41A0_002C	SSP Programmable Serial Protocol Registers (SSPSP_x)	page 330
0x41A0_0030	Extended Dummy Stop (EDMYSTOP)	page 332
0x41A0_0034	SSP RX Time Slot Active Registers (SSRSA_x)	page 335
0x41A0_0038	SSP Time Slot Status Registers (SSTSS_x)	page 336
0x41A0_003C	Network Mode Busy (NMBSY)	page 336
0x41A0_0040	SSP Audio Clock Dither Divider Registers (SSACDD_x)	page 342
0x41A0_0044 – 0x41AF FFFF	Reserved	

Table 120: SSP Register Summary (Continued)

4.5.2 SSP Control Registers 0 (SSCR0_x)

The SSP Port Control 0 registers (SSCR0_1, SSCR0_2, SSCR0_3 and SSCR0_4) contain 13 different bit fields that control various functions within the SSP port. Table 121 shows the bit locations corresponding to the different control bit fields within SSCR0_x. The reset state of all bits are as shown, but they must be programmed to their preferred values before enabling the SSP port.

Note

When the data size is programmed to be less than 32 bits, right-justify the data before loading it into the TXFIFO.

Copyright © 2009 Marvell



Writes to reserved bits must be 0b0, and read values of reserved bits are undefined.

Table 121: SSCR0_x Bit Definitions

		 0> 0> 0> 0>	Phy (41) (41) (41)	vsic 00_ 70_ 90_ A0_	al 00 00 00 00	Ad 00 00 00 00	dre (S (S (S (S (S	SP SP SP SP SP	; 1) 2) 3) 4)					S S S S	SC SC SC SC	R0_ R0_ R0_ R0_	_1 _2 _3 _4									SS	Px				_	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	MOD	ACS	FPCKE	Reserved	Reserved	FI	R D	С	TIM	RIM	NCS	EDSS						so	R						SSE	ECS	FF	RF		D	ŝS	
PXA31x Only	MOD	ACS	FPCKE	Reserved	52MM	FI	RD	С	ΤIM	RIM	NCS	EDSS						so	R						SSE	ECS	FF	٢F		D	SS	
Reset	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		A	cc	es	s		Na	me										De	scr	ipti	on								
		3	1			R/	R/W MOD Mode: 0 = Normal SSP mode 1 = Network mode																									
		3	0			R/	Ŵ			AC	cs		Au 0 = 1 =	dio (Clo Auc ser	Cloc ick s dio ial b	ck S sele cloc bit cl	elect ctior k (ar lock	t: n is nd a (SS	dete iudi SPS	ermi o clo CLK	ned ock (x)	by divid	the der)	NCS are	S ar use	id E ed to	CS o cre	bits eate	s e the	SS	P's	
		2	9			R/	W			FPC	CKE	:	FIF 0 = 1 =	O P FIF	ack O p O p	king back back	Ena ing r ing r	ble: noc noc	le d le e	isab nab	led led											
		2	8			_	_			_	_		Re	serv	ed	(mu	st be	e wr	itter	n as	0)											
		2	27			R/	w			521	MM		52 0 = 1 = NO	MH 13 26 TE:	z M Mbj Mbj PX	ode os M os M A31	lode lode x Oi	nly														
						_	_			_	_		Re	serv	ed	(PX	A32>	(ar	nd P	XA3	30x	Only	/)									
		26	:24			R/	W)			FR	DC		Fra Val net slot	ime ue c wor ts ca	Rat of Ol k m an b	e D 5000 ode sp	ivide D-111 (the Decif	r C I sp act ied)	ontr ecif tual	ol: ies nun	the nbe	num r of i	iber time	of t slo	ime its is	slot s FR	ts p DC	er f +1	rame , so	e wh 1 to	en i 8 tir	n me
		2	3			R/	W/			TI	Μ		Tra 0 = 1 =	TU TU	nit F R e R e	IFO vent vent	Uno ts ge ts do	derr ner NC	un I ate DT g	nter an S gene	rrup SSF erate	t Ma 9 inte e an	isk: erru SS	pt P in	terr	upt						

0

0

SSPx

0x4100_0000 (SSP1) SSCR0_1 0x4170_0000 (SSP2) SSCR0_2 0x4190_0000 (SSP3) SSCR0_3 0x41A0_0000 (SSP4) SSCR0_4 User Settings 7 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 6 4 3 2 1 Bit 5 PXA31x Only PXA32x and PXA30x Only FRDC SCR FRF DSS Reserved Reserved FPCKE EDSS MOD ACS NCS SSE ECS ΣI RIM FRF FRDC SCR DSS Reserved FPCKE 52MM EDSS ACS NCS ECS MOD SSE RIM ΣI Reset 0 0 0 ? 0 Bits Access Name Description 22 R/W RIM Receive FIFO Overrun Interrupt Mask: 0 = ROR events generate an SSP interrupt 1 = ROR events do NOT generate an SSP interrupt 21 R/W NCS Network Clock Select: 0 = Clock selection is determined by ECS bit. 1 = Network clock is used to create the SSP's serial clock (SSPSCLKx) 20 R/W EDSS Extended Data Size Select: 0 = A 0b0 is pre-appended to the DSS value to set the DSS range from 8 to 16 bits. 1 = A 0b1 is pre-appended to the DSS value to set the DSS range from 18 to 32 bits. 19:8 R/W SCR Serial Clock Rate: Values 0x000, 0x001, 0x00F, and 0x07F are used to generate the serial bit rate of SSPSCLKx. Serial bit rate = SSPx Clock / (SCR + 1), where SCR is one of the above hex values converted to decimal. 7 R/W SSE Synchronous Serial Port Enable: 0 = SSPx port is disabled 1 = SSPx port is enabled ECS 6 R/W External Clock Select: 0 = On-chip SSPx Clock is used in the serial clock rate formula (above) to

produce the SSPx port's SSPSCLKx

produce the SSPx port's SSPSCLKx

1 = SSPEXTCLKx (GPIO pin) is used in the serial clock rate formula to

Table 121: SSCR0_x Bit Definitions (Continued)

Physical Address



Table 121: SSCR0_x Bit Definitions (Continued)

		i 0x 0x 0x 0x	Phy (41) (41) (41) (41)	sic 00_ 70_ 90_ A0_	al 000 000 000 000	Ad 00 00 00 00	dre (S: (S: (S: (S:	ess SP SP SP SP SP	1) 2) 3) 4)				-	S S S S	SC SC SC SC	R0_ R0_ R0_ R0_	_1 _2 _3 _4	1				1				SS	Ρx					·1
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5		4 3	2	1	0
PXA32x and PXA30x Only	MOD	ACS	FPCKE	Reserved	Reserved	FF	۶D	С	TIM	RIM	NCS	EDSS						so	R						SSE	ECS	FF	RI	F	D	SS	
PXA31x Only	MOD	ACS	FPCKE	Reserved	52MM	FF	RD	С	TIM	RIM	NCS	EDSS						so	R						SSE	ECS	FF	R I	F	D	SS	
Reset	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0 0	0	0	0
		Bi	ts		A	cc	es	5		Na	me										De	scr	ipti	on								
											 Frame Format: This field must be written with 0b11 to sele 00 – Motorola* Serial Peripheral Interface 01 – Texas Instruments* Synchronous Ser 10 – Reserved 11 – Programmable Serial Protocol (PSP) emulation of the I²S protocol. Operation in in PXA3xx Processor Family I2S Emulatio Note is not supported 														the PI) Pro SP fo SP r Usin	PSI otoco orma mod og S	P fo ol (S at is le ex SP/		mat. SP) only su cept a <i>PSP A</i> j	upp s de oplie	orteo escri ca <i>tio</i>	l for bed n
		3	:0			R/	W			DS	SS									[Data	ı Siz	e Se	elec	et:							
													ED	SS	DS	S	Da	ta Si	ze				ED	SS	DS	s	Dat	ta	Size			
														1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000 000 000 010 010 010 100 100 100 110 110 111 111	 D0 D1 10 11 10 11 10 11 <	Re 18- Re Re Re Re Re Re Re Re Re 32-	serv bit c serv serv serv serv serv serv serv serv	red, ata red, red, red, red, red, red, red, red,	unc unc unc unc unc unc unc unc unc unc	defir defir defir defir defir defir defir defir defir defir defir defir	ned ned ned ned ned ned ned ned ned ned			000 001 001 010 010 011 011 100 101 100 101 100 101 100 110 110 111	00 01 10 11 00 01 10 11 00 01 10 01 00 11 00 01 01	Res Res Res Res Res Res Res Res Res Res	se se se se se se se se se se se se se s	erved erved erved erved erved erved data erved erved erved erved erved erved erved	, un , un , un , un , un , un , un , un	defin defin defin defin defin defin defin defin defin defin defin	ned ned ned ned ned ned ned ned ned ned

4.5.2.1 Mode Select (MOD)

The MOD bit selects between normal and network modes. Use network mode in systems where several devices are connected to the same SSPTXDx, SSPRXDx, SSPSFRMx and SSPSCLKx interface signals. In network mode, from 1-8 time slots (see Section 4.5.2.5) can be specified. The SSPx port can transmit or receive in any of the time slots (see Section Table 131: and Section Table 131:). Software should set MOD only when using the PSP (see Figure 48) format. Setting MOD causes the SSPSCLKx to run continuously, if the SSP port is a master of the clock (SSCR1_x[SCLKDIR] cleared, see Table 122).



Note

In PSP format, the interface signal SSPSFRMx can be delayed by a programmable value SSPSP_x[SFRMDLY], see Table 128. The SPSFRMx interface signal can assert with internal frame sync or some SFRMDLY delay after assertion of internal frame sync. PSP format is supported only for emulation of the I²S protocol. Operation in PSP mode except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note* is not supported.

When in network mode, only one SSPSFRMx is sent (master mode) or received (slave mode) for the number of time slots programmed into the SSCR0_x[FRDC] field. When beginning in network mode, while the SSPx port is a master to the SSPSFRMx interface signal, the first SSPSFRMx signal does not occur until after data is in the TXFIFO. After assertion of the first SSPSFRMx signal, if the SSP is a master to SSPSFRMx, subsequent SSPSFRMx signals continue to assert regardless of whether data resides in the TXFIFO. Therefore, the transmit underrun bit SSSR_x[TUR] (see Table 124) is set to 0b1 if there is no data in the TXFIFO and the SSP port is programmed to drive SSPTXDx data in the current time slot, even if the SSPx port is master to SSPSFRMx. When using PSP format in network mode, the parameters SFRMDLY, STRTDLY, DMYSTP, DMYSTRT must all be 0b0. The other parameters SFRMP, SCMODE, FSRT, SFRMWDTH are programmable.

When the SSP port is a master to the SSPSFRMx signal and a need arises to exit from network mode, software should:

- Clear MOD. SSCR0_x[SSE] does not need to change.
- Wait until SSTSS_x[NMBSY] (see Table 131) is cleared.
- Disable the SSP port by clearing SSCR0_x[SSE]).
- Before exiting network mode, verify the TXFIFO is empty (SSSR_x[TFL]=0b0000 and SSSR_x[TNF]=0b1.)
- If data remains in the TXFIFO after the network mode is exited, a non-network mode frame will be sent.

Due to synchronization delay between the internal bus and the SSPx port clock domain, one extra frame may be transmitted after software clears MOD. The SSP port continues to drive SSPSCLKs (if SSCR1_x[SCLKDIR] is cleared, see Table 122) or SSPSFRMx (if SSCR1_x[SFMRDIR] is cleared) until the end of the last valid time slot.

If the SSP port is a slave to both SSPSCLKx (SSCR1_x[SCLKDIR] set) and SSPSFRMx (SSCR1_x[SFMRDIR] set), NMBSY remains asserted until MOD is cleared or until one SSPSCLKx after the end of the last valid time slot.



Figure 48: Network Mode (Example Using 4 Time Slots)





4.5.2.2 Audio Clock Select (ACS)

When the ACS bit is set to 0b1, the rate of SSPSCLKx is determined by the audio clock divider (ACDS) and audio clock PLL select (ACPS) fields of the SSACD_x register (see Figure 132) and by the fields of the Audio Clock Dither Divider register (see Figure). If the ACS bit is 0b0, the NCS and ECS bits determine the clock source (see Figure 119) that is divided by the SCR field to determine the rate of SSPSCLKx. If ACS is set (and the GPIOs are properly configured), SSPSYSCLKx is output continually, even if the SSP port is disabled. SSPSCLKx is output as determined by the SSCR0_x[FRF] format, the value of the SSPSCLKxEN interface signal, and SSCR1_x[ECRA] and SSCR1_x[ECRB].

When the processor is run in the Ring Oscillator mode, the 624 MHz oscillator is disabled and therefore the SSCR0_x[ACS] should be cleared because the proper audio clock frequencies cannot be produced.

4.5.2.3 FIFO Packing Enable (FPCKE)

Note

When the FIFO packing is enabled, SSCR0_x[FPCKE=1], the sample size of the TXFIFO and RXFIFO doubles from 16 to 32 samples, which is 2 samples wide by 16 locations deep, with a maximum data sample size of 16 bits. If the extended data-size select (SSCR0_x[EDSS]) bit is set to 0b1, then the SSCR0_x[FPCKE] bit is ignored and the FIFO sizes remain 16 samples, which is one sample wide by 16 locations deep. If the SSCR0_x[FPCKE] bit is set to 0b1 while SSCR0_x[EDSS] is cleared, then the FIFO threshold values SSCR1_x[TFT] and SSCR1_x[RFT] (see Figure 122) are effectively doubled and the FIFO fill levels SSSR_x[TFL] and SSSR_x[RFL] (see Figure 124) become 2x to 2x - 2 times their previous values.



Note

Special conditions when FIFO packing is enabled:

- The SSSR_x[TNF] (TXFIFO Not Full) bit is not valid. The TXFIFO full condition occurs when SSSR_x[TFL=15], meaning there is one less usable line in the TXFIFO.
- The amount of data in the RXFIFO is read from SSSR_x[RFL] and SSSR_x[RNE], but must be qualfied by the SSSR_x[OSS] bit. SSSR_x[OSS] specifies whether there are one or two samples in the RXFIFO.
- The SSSR[OSS] bit indicates whether an even or odd number of samples have been stored in the RXFIFO. The software must poll this bit to determine if the last entry in the RXFIFO has one or two valid entries.
- DMA usage is recommended in Packed mode but the burst size must be less than or equal to the threshold.
- When using SSP Packed mode, the blocks of data transmitted must be of even length.

4.5.2.4 52MM (52 Mbps Mode)



Note

This mode is for use in the PXA31x processor only. This bit is used for software compatibility with the SSP controllers of earlier PXA3xx family products by configuring the baud rates supported of the SSPs. When this bit is set, the SSP operates in 52 Mbps mode - with a 52 MHz clock feeding the pre-scaler that generates the SSP clock. When this bit is set, the resulting SSP clock operates at 26 MHz.

When this bit is clear, the SSP operates in a 13 Mbps mode with the 13-MHz clock feeding the prescaler to generate the SSP clock, which is the same as previous PXA3xx family products.

For PXA30x processors, this bit is reserved and must be written as zero.

4.5.2.5 Frame Rate Divider Control (FRDC)

The FRDC field indicates the number of time slots used when in network mode (SSCR0[MOD] set). The SSPx port supports from one to eight time slots. A value of 0b000 indicates one time slot, and a value of 0b111 indicates eight time slots.

4.5.2.6 Transmit FIFO Underrun Interrupt Mask (TIM)

When set to 0b1, the TIM bit masks the TXFIFO underrun event (SSSR_x[TUR], see Figure 124) from generating an SSPx port interrupt even though SSSR_x[TUR] still indicates that a TUR event has occurred. The TIM bit can be written to at any time, before or after SSP port is enabled.

4.5.2.7 RXFIFO Overrun Interrupt Mask (RIM)

When set to 0b1, the RIM bit masks the RXFIFO overrun event (SSSR_x[ROR], see Figure 124) from generating an SSPx port interrupt even though SSSR_x[ROR] still indicates that an ROR event has occurred. The RIM bit can be written to at any time, before or after SSP is enabled.

4.5.2.8 Network Clock Select (NCS)

When ACS is cleared, use NCS in conjunction with ECS to select the source clock (see Table 119) that is divided by SCR + 1 to determine the rate of SSPSCLKx, when SSCR1_x[SCLKDIR] is cleared.



4.5.2.9 Extended Data Size Select (EDSS)

Use the EDSS bit in conjunction with the DSS field to select the size of the data sample that is transmitted and received by the SSPx port.

4.5.2.10 Serial Clock Rate (SCR)

The 12-bit serial SCR bit field is used in the formula (source clock)/(SCR + 1) to determine the bit rate of SSPSCLKx when SSPCLKx is an output (master) and controlled by SSCR1_x[SCLKDIR] cleared (see Table 122). The serial-clock generator uses one of three source clocks as selected by the SSCR0_x[ECS] and SSCR0_x[NCS]. Many different SSPSCLKx bit rates can be selected, where the maximum bit rate is 13 Mbps. To change the baud rate, software must:

- Disable the SSPx port by writing 0b0 to SSCR0_x[SSE].
- Write a new value to SSCR0_x[SCR].
- Write 0b1 to SSCR0_x[SSE] to re-enable the SSPx port.
- Wait 2 SSPSCLK cycles before writing new data to the TXFIFO.

SSPCLKx is used by the SSPx port transmit logic to drive data onto the SSPTXDx interface signal (output), and to latch data on the SSPRXDx interface signal (input). Depending on the frame format selected, each transmitted bit is driven on either the rising or falling edge of SSPSCLKx and is sampled on the opposite clock edge. Software should not change the SCR bits, when SSPSCLKx is enabled by the SSPSCLKxEN interface (input) signal, or change SSPCR1_x[ECRA] and SSPCR1_x[ECRB], as this causes an immediate change of the rate of SPSCLKx.

When the SSP port is a slave with respect to SSPSCLKx (SSPSCLKx is an input as defined by SSCR1_x[SCLKDIR] set), the SCR field is ignored because transmission and reception data rates are determined by an external clock driving the SSPSCLKx input.

4.5.2.11 Synchronous Serial Port Enable (SSE)

The SSE bit enables and disables all SSPx port operations:

- SSCR0_x[SSE] cleared—The SSPx port is disabled
- SSCR0_x[SSE] set—The SSPx port is enabled.

When the SSPx port is disabled, all of its clocks can be stopped to minimize power consumption (see the CKEN register in the Clocks and Power Management chapters). On reset, the SSPx port is disabled.

Clearing the SSCR0_x[SSE] during active operation has the following effects:

- SSPx port is disabled immediately
- Current transmit or receive frame is terminated
- Resets the SSPx port FIFOs and SSSR_x status bits (the SSPx ports control registers SSCR0_x and SSCR1_x are not reset).



Note

After reset or after clearing SSCR0_x[SSE], ensure the SSCR0_x, SSCR1_x, SSITR_x, SSTO_x, and SSPSP_x registers are properly re-configured, and reset the SSSR_x register before re-enabling the SSPx port by setting SSCR0_x[SSE]. Other bits in SSCR0_x can be written at the same time as SSCR0_x[SSE].

When any SSPx port is disabled, its interface pins can be configured for use as other alternate functions or used as GPIOs.

4.5.2.12 External Clock Select (ECS)

When ACS is cleared, use ECS in conjunction with NCS to select which source clock (see Table 119) is divided by SCR + 1 to determine the rate of SSPSCLKx (SSCR1_x[SCLKDIR] cleared).

When ECS and ACS are both cleared, the SSPEXTCLKx input is treated as SSPSCLKxEN to gate the SSPSCLKx output, when SSCR1_x[SCLKDIR] is cleared. See Figure 49. When the SSPSCLKxEN input signal changes, there is a 1-2 clock lag before the SSPSCLKx is started or stopped, due to internal synchronization to the SSPSCLKxEN signal.

The SSP port is a slave when SSCR1_x[SCLKDIR] is set. So, the SSP port receives SSPSCLKx from an external clock source. In this case, ECS is ignored and serial data rates are determined by the external clock source.



Note

Clear SSE to disable the SSP port before setting ECS or NCS. Then program ECS or NCS before, or at the same time, that SSE is re-enabled to prevent glitches on the SSPSCLKx and SSPTXDx interface signals.

4.5.2.13 Frame Format (FRF)

The FRF bit field selects which frame format to use: Motorola* SPI (FRF = 0b00), Texas Instruments* SSP (FRF = 0b01), or the Programmable Serial Protocol (PSP) format (FRF = 0b11).



Note

PSP format is only supported for emulation of the I²S protocol. Operation in PSP mode, except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note,* is not supported.

4.5.2.14 Data Size Select (DSS)

Use the DSS field in conjunction with EDSS to select the size of the data transmitted and received by the SSP port. The concatenated 5-bit value of EDSS and DSS provides data sizes of 8, 16, 18, and 32 bits in length. Other values are reserved and undefined.

4.5.3 SSP Control Registers 1 (SSCR1_x)

The SSP Port Control 1 registers (SSCR1_1, SSCR1_2, SSCR1_3 and SSCR1_4) contain bit fields that control various SSP port functions. Table 122 shows bit locations corresponding to control bit fields in SSCR1_x. The reset state of all bits is shown, but must be set to the preferred value before enabling the SSP port by setting SSCR0_x[SSE].

Write 0b0 to reserved bits; the read values of reserved bits are undetermined.



Table 122: SSCR1_x Bit Definitions

		0 0 0 0	Ph x41 x41 x41 x41 x41	ysi 00 70 90 A0	cal _00 _00 _00 _00	Ad 004 004 004 004	dre (SS (SS (SS (SS	SP1 SP2 SP3 SP3 SP4)))					S S S S	SC SC SC SC	R1_ R1_ R1_ R1_	1 2 3 3									S	SPx	1				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TTELP	TTE	EBCEI	SCFR	ECRA	ECRB	SCLKDIR	SFRMDIR	RWOT	TRAIL	TSRE	RSRE	TINTE	PINTE	Reserved	IFS	STRF	EFWR		RI	FT			TF	T		Reserved	SPH	SPO	LBM	TIE	RIE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts			Acc	ess	5		Na	me										De	scri	ipti	ion								
		3	31			R	/W			TTE	ELP		TXI 0 = 1 =	D T TX TX LS	hre Dx Dx B.	e-st is th outp	ate nree out s	Enal -stat signa	ole ed al is	On 1/2 s thi	Las clo ree-	st Pł ck c state	nase sycle ed o	e: e afi on ti	ter he	the cloo	beg k ed	inni Ige	ng d tha	of th	e L ds t	SB. he
		3	30			R/W TTE TXD Three-State Enable: 0 = TXDx output signal is not three-stated. 1 = TXD is three-stated when not transmitting data. R/W EBCEI Enable Bit Count Error Interrupt: 0 = Interrupt due to a bit count error is disabled.																										
		2	29		1 = IXD is three-stated when not transmitting data. R/W EBCEI Enable Bit Count Error Interrupt: 0 = Interrupt due to a bit count error is disabled. 1 = Interrupt due to a bit count error is enabled. R/W SCER Slave Clock Free Running:																											
		2	28		R/W SCFR Slave Clock Free Running: 0 = Clock input to SSPSCLKx is continuously running 1 = Clock input to SSPSCLKx is only active during data transfers															sfers	s. (c	b1										
		2	27			R	/W			EC	RA		Ena 0 = 1 =	able Clo Clo	Cl ock ock	ock req req	Rec Jest	ques fror fror	tA no no	: the the	r SS r SS	SPx SPx	is d is e	lisat nab	ole	d. d.						
		2	26			R	/W			EC	RB		Ena 0 = 1 =	able Clo Clo	Cl bck bck	ock req req	Rec Jest	ques fror fror	tB no no	: the the	r SS r SS	SPx SPx	is d is e	isat nab	ole	d. d.						
		2	25			R	/W		S	CLI	KDII	R	SS 0 = 1 =	P S Ma Sla	eria Iste Ive	al Bi r mo moo	t Ra ode, de, \$	te C SSI SSP	loc Px x p	k (S por ort	SSP t dri rece	SCL ves eives	_Kx SSI s SS) Di PS(SPS	rec CLI SCI	ction Kx. _Kx.	:					
		2	24			R	/W		S	FRI	MDI	R	SS 0 = 1 =	P F Ma Sla	ram Iste Ive	ne (S r mo moo	SSP ode, de, \$	SFF SSI SSP	RM× Px x p	() D por ort	irec t dri rece	tion ves eives	: SSI S SS	PSF SPS	FR SFF	Mx. RMx	•					
		2	23			R	/W			RW	ОΤ		Re 0 = 1 =	ceiv Tra Re	re V ansi cei	Vitho mit/r ve w	out ⁻ ece /ithc	Tran ive r out tr	sm noo ans	it: de. smit	t mo	ode.										
		2	22			R	/W			TR	AIL		Tra 0 = 1 =	iling Tra Tra	g By ailin ailin	/te: g by g by	∕tes ∕tes	are are	har har	ndle ndle	ed b ed b	y the y DI	e pr MA	roce bur	ess sts	or.						

		0 0 0 0	Ph; x41 x41 x41 x41 x41	ysi 00 70 90 A0	cal _00 _00 _00 _00	Ad 004 004 004 004	ldre (SS (SS (SS (SS	ess SP1 SP2 SP3 SP4						S S S S	SC SC SC	R1 R1 R1 R1	_1 _2 _3 _3									SS	Px					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TTELP	TTE	EBCEI	SCFR	ECRA	ECRB	SCLKDIR	SFRMDIR	RWOT	TRAIL	TSRE	RSRE	TINTE	PINTE	Reserved	IFS	STRF	EFWR		RI	= T			TF	T		Reserved	SPH	SPO	LBM	TIE	RIE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	ess	\$		Na	me										De	scr	ipti	ion								
		2	1			R	/W			ΤS	RE		Tra 0 = 1 =	nsn DN DN	nit 1A 1A	Serv serv serv	vice vice vice	Rec requ requ	ues uest	st E is o is o	nab disa ena	le: blec blec	d. I.									
	20 R/W RSRE Receive Service Request Enable: 0 = DMA service request is disabled. 1 = DMA service request is enabled. 19 R/W TINTE Receiver Time-out Interrupt Enable: 0 = Receiver time-out interrupt is disabled.																															
	1 = DMA service request is disabled. 19 R/W TINTE Receiver Time-out Interrupt Enable: 0 = Receiver time-out interrupt is disabled. 1 = Receiver time-out interrupt is enabled. 18 R/W PINTE Peripheral Trailing Byte Interrupt Enable: 0 = Receiver time-out interrupt Enable:																															
		1	8 R/W PINTE Peripheral Trailing Byte Interrupt is disabled. 1 = Peripheral trailing byte interrupt is disabled.																													
		1	7			_	_			_	_		Re	serv	veo	ł																
		1	6			R	/W			IF	S		Inv 0 = 1 =	ert I SS SS by PS	Fra PS PS the P)	ime SFRI SFRI 9 PS	Sigr Их р Их v Р ро	nal oola vill t olari	rity be ir ty b	is d nver its).	eter ted (W	min fror orks	ed n no s in	by t orm all f	he al-: ran	PSF SSP ne fo	9 po SFF orma	larit RMx ats:	y bit (as SPI	ts. det , SS	ine P, a	d and
		1	5			R	/W			ST	RF		Sel 0 = 1 =	ect TX Da RX Da	FII FIF ta (FII ta	=O F =O is regis =O is regis	For E s se ster s se ster	Efwr lecto (SS lect (SS	(Te ed f DR ed f	est M orb _x). forb _x).	vlod ooth ooth	e Bi Wri Wri	it). (tes ites	Only and and	/ W I R I R	hen ead: .ead	EF\ s thr s thi	VR oug roug	= 1: Jh th gh th	ie S ne S	SP SP	
		1	4			R	/W			EF	WR		Ena 0 = 1 =	able FIF ope FIF	e Fl FO era FO	FO Writ tion Writ	Writ e/R al m e/R	e/R ead ode ead	ead spe). spe	(Te ecia ecia	est N I fur I fur	Mod notic	e B on is on is	it): s dis s en	sab abl	led led.	(nor	mal	SS	Px		
		13	:10			R	/W			RI	FT		RX Set set	FIF ts th to t	O ires he	Frigg shole pre	ger 7 d lev ferre	Thre /el a ed th	shc t wl	old: hich	l RX d va	FIF	O a mir	isse nus	rts 1.	inte	rrup	t. Le	evel	shc	ould	be
		9	:6			R	/W			TF	-T		TX Set set	FIF(ts th to t	O T ires he	Frigg shole pre	ler T d lev ferre	hre /el a ed th	sho at wl nres	ld: hich hole	n TX d va	FIF	O a mir	sse nus	rts 1.	inte	rrup	t. Le	evel	shc	uld	be

Table 122: SSCR1_x Bit Definitions (Continued)



Table 122: SSCR1_x Bit Definitions (Continued)

1		0 0 0	Ph x41 x41 x41 x41 x41	ysi 00 70 90 A0	cal _00 _00 _00 _00	Ad 04 04 04 04 04	dre (SS (SS (SS (SS	SS 8P1 8P2 8P3 8P3 8P4)))					S S S S	SCI SCI SCI	R1_ R1_ R1_ R1_	1 2 3 3	1	1							SS	Ρx					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TTELP	TTE	EBCEI	SCFR	ECRA	ECRB	SCLKDIR	SFRMDIR	RWOT	TRAIL	TSRE	RSRE	TINTE	PINTE	Reserved	IFS	STRF	EFWR		R	FT			TF	=т		Reserved	SPH	SPO	LBM	TIE	RIE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	Acc	ess	;		Na	me										De	SCI	ipt	ion								
		!	5			_	_			_	_		Re	serv	/ed																	
4 R/W SPH Motorola SPI SSPSCLK phase setting: 0 = SSPSCLKx is inactive until one cycle active until 1/2 cycle before the end 1 = SSPSCLKx is inactive until 1/2 cycle active until one cycle before the end															cle a d of le at d of	after a fr fter a f	the ame the ram	sta star e.	rt of t of	^r a f a fr	ram ame	e ai e an	nd 1d									
		:	3			R	/W			SF	PO		Mo 0 = 1 =	torc Th Th	ola S e in e in	SPI acti acti	SSF ve o ve o	PSC or id or id	CLK lle s lle s	Pol tate tate	arit e of e of	y S SS SS	ettin PSC PSC	g: CLK>	c is c is	low. higł	۱.					
		2	2			R	/W			LE	BM		Loc 0 = 1 =	opba No Ou sei	ack rma tpu ial :	Mo al se t of shift	de (erial TX ter.	Tes por seri	t Mo t op al s	ode oera hifte	Bit tior er is	:): n is s int	ena erna	bled ally (l. con	nect	ted t	o in	put	of I	٦X	
			1			R	/W			Т	IE		Tra 0 = 1 =	nsn TX TX	nit F FIF FIF	FIFC Otł Otł) Int nres	terru holo holo	upt l d-le [:] d-le	Ena vel- vel-	ıble rea rea	: iche iche	d in d in	terrı terrı	upt upt	is di is ei	sab nabl	led. ed.				
		(C			R	/W			R	IE		Re 0 = 1 =	ceiv RX RX	e F FIF FIF	IFO O tl O tl	Int nres	erru shol shol	ıpt E d-le d-le	Ena vel· vel·	ble: •rea	ache ache	ed in ed in	terr terr	upt upt	is d is e	isab nabl	led. ed.				

4.5.3.1 TXD Three-State Enable On Last Phase (TTELP)

Use TTELP in conjunction with TTE. When TTE is set, SSPTXDx is three-stated when not transmitting data. If TTELP is set, the SSPTXDx output signal goes to the high-impedance state 1/2 clock cycle earlier than that specified in the TTE bit description.

4.5.3.2 TXD Three-State Enable (TTE)

If TTE is cleared, the SSPTXDx output signal is always driven. When TTE is set, the SSPTXDx output signal goes into high-impedance during the time that the SSPx port is not transmitting data. The timing for the high-impedance enable/disable varies according to the different serial formats and frame direction. For Motorola SPI format, the SSPTXDx output signal goes into high-impedance if the SSPSFRMx interface signal is de-asserted (at 0b1).

For PSP format, if the SSPx port is a slave to frame (SSCR1_x[SFRMDIR] set), the SSPTXDx output signal goes into high impedance on the same clock edge that ends the SSPTXDx LSB. If the SSP is a master to frame (SSCR1_x[SFRMDIR] cleared), the SSPTXDx output signal goes into high

impedance on the clock edge after the beginning of the SSPTXDx LSB, even if the clock edge does not appear on SSPSCLKx.



Note

PSP format is only supported for emulation of the I²S protocol. Operation in PSP mode, except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note,* is not supported.

4.5.3.3 Enable Bit Count Error Interrupt (EBCEI)

When EBCEI is set, a bit-count error interrupt is generated. A bit-count error occurs when the SSPx port is a slave to clock (SCLKDIR set) or slave to frame (SFRMDIR set) and the SSPx port detects a new frame before the internal bit counter has reached zero, or before the SSPTXDx LSB is driven.

4.5.3.4 Slave Clock is Free Running (SCFR)

Note

When in slave mode (SCLKDIR set), the SCFR bit informs the SSPx port that the external clock that is input to the SSPCLKx signal is running continuously (SCFR cleared) or not (SCFR set). When SCLKDIR is cleared, the SSPCLKx signal is an output and SCFR is ignored.

When the enhanced SSPx port is configured for TI-SSP mode or PSP mode as slave to clock (SCLKDIR set), ensure SCFR is set (regardless of whether or not SSPSCLKx driven by external device is continuous). PSP format is supported only for emulation of the I²S protocol. Operation in PSP mode, except as described in *PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note,* is not supported.

4.5.3.5 Enable Clock Request A (ECRA)

The clock output on this SSP port SSPSCLK signal can be configured to run continuously even if this SSP port is disabled (SSCR0_x[SSE] cleared, see Table 121). This configuration allows the SSPSCLK output from this SSP port to be used as the SSPSCLK input to other SSP ports. The SSPSCLKx output signal continues to run at the programmed bit rate when one or more of these three conditions are true:

- Another SSP port clock request is active and that SSP port clock request into this SSP port is enabled in this SSP port (ECRA=1 or ECRB =1 in this SSP).
- This SSP port is enabled and in the middle of a serial data transfer.
- This SSP has its SSPSCLKEN input signal set and this SSP has SSCR0_[ECS] cleared.

The other SSP port clock request is active when it has data to send with its TXFIFO, TXFIFO Holding register, and Shift register are not all empty (see the tx_not_empty signal in Figure 49). The ECRA bit is not functional for SSP4, so clear the ECRA bit to 0b0. See Table 123.

Enable Clock Request	SSP1	SSP2	SSP3
А	from SSP2	from SSP1	from SSP1

Table 123: SSP Clock Request Enable Selection



Table 123: SSP Clock Request Enable Selection (Continued)

Enable Clock Request	SSP1	SSP2	SSP3
В	from SSP3	from SSP3	from SSP2

4.5.3.6 Enable Clock Request B (ECRB)

ECRB enables the clock request from one of the other two SSP ports. See the description for the ECRA bit in Section 4.5.3.5. Refer to Table 123 and Figure 49 for an explanation on clock enabling (SSP2 is only shown as an example). The ECRB bit is not functional for SSP4, so clear ECRB to 0b0.

Figure 49: Clock Enabling on SSP2



3) The ECRA and ECRB inputs to SSP4 are also tied to ground.

4.5.3.7 SSP Serial Bit-Rate Clock Direction (SCLKDIR)

SCLKDIR is a Read-Write bit that determines whether the SSPx port is the master or slave with respect to SSPSCLKx:

- SCLKDIR cleared The SSPx port generates SSPSCLKx internally, acts as the master, and drives the SSPSCLKx output signal.
- SCLKDIR set The SSPx port acts as the slave, receives the SSPSCLKx input signal from an external clock source, and uses SSPSCLKx to determine when to drive transmit data on SSPTXDx and when to sample receive data on SSPRXDx.

Depending on the frame format selected, each transmitted bit is driven on either the rising or falling edge of SSPSCLKx, and is sampled on the opposite clock edge. When the GPIO alternate function is selected for the SSPx port, the SCLKDIR bit has precedence over the GPIO direction bit. Therefore, Marvell recommends programming SCLKDIR and SFRMDIR before writing to the GPIO direction bits to prevent any possible contention on the SSPSCLKx or SSPSFRMx interface signals. Also, when SCLKDIR is set, SSCR0_x[ECS] and SSCR0_x[NCS] must both be cleared.

Normally, SCLKDIR and SFRMDIR are the same value, either both set or both cleared. However, this is not a requirement. When SFRMDIR and SCLKDIR are different values, the SSP is said to be configured in "mixed mode" - meaning that the frame signal and the clock signal are not sourced by the same device. The PXA31x processor cannot operate in mixed mode with serial bit rates greater than 13 MHz.

4.5.3.8 SSP Frame Direction (SFRMDIR)

The Read-Write SFRMDIR bit determines whether the SSPx port is the master or slave with respect to the SSPSFRMx interface signal:

- SFRMDIR cleared The SSPx port internally generates frame, acts as the master, and drives the SSPSFRMx output signal.
- SFRMDIR set The SSPx port acts as the slave and receives the SSPSFRMx input signal from an external device.

When the SSPx port is configured as a slave to frame, the SSPx port is enabled by setting SSCR0_x[SSE] (see Table 121.) Then the software must wait until SSRSR_X[CSS] is cleared automatically (see Table 124) before enabling the external device so it can begin asserting the SSPSFRMx input signal.

When the GPIO alternate function is selected for the SSPx port, SFRMDIR has precedence over the GPIO direction bit.

Normally SCLKDIR and SFRMDIR are the same value, either both set or both cleared; however, this is not a requirement. When SFRMDIR and SCLKDIR are different values, the SSP is said to be configured in "mixed mode" - meaning that the frame signal and the clock signal are not sourced by the same device.

Marvell recommends programming SCLKDIR and SFRMDIR before programming the GPIO direction bits to prevent any possible contention on the SSPSCLKx or SSPSFRMx interface signals. When SCLKDIR is set, the SSCR0_x[NCS] and SSCR0_x[ECS] (see Table 121) must both be cleared.

4.5.3.9 Receive Without Transmit (RWOT)

Note

The RWOT bit is a Read-Write bit used to place the SSPx port into a mode similar to half- duplex. When the SSPx port is in the Transmit/Receive mode determined by RWOT cleared, the SSPx port transmits and receives data simultaneously as supported by the individual formats (for example, normally all modes are full-duplex) and the SSPSCLKx interface signal only toggles while an active data transfer is underway. When in Receive-without-Transmit mode as determined by RWOT set, the SSPx port continues to clock in received data independent of whether data resides in the TXFIFO. Data is transmitted/received according to the selected format immediately after the SSPx port SSCR0 x[SSE]) is set (see Table 121), which allows the SSPx port to receive data without transmitting data (half-duplex only). If there is no data to transmit when RWOT is set, disable the DMA service requests and interrupts for the TXFIFO by clearing both TSRE and TIE. If the TXFIFO is empty, the SSPTXDx output signals is driven to 0b0. The TXFIFO underrun condition does not occur when RWOT is set. When RWOT is set, SSSR_x[BUSY] (see Table 124) remains active (set to 0b1) until software clears RWOT. If the SSPx port has been in RWOT mode and software disables RWOT mode by clearing RWOT, an extra frame cycle may occur due to the synchronization delay between the internal bus and SSPx port clock domains. Do not set RWOT when SSCR0_x[MOD] is set (see Table 121).





Note

In general, RWOT must be set for a full-duplex transfer where SSPx port is transmitting/receiving data simultaneously to allow for the SSPx port to receive data correctly even when there is no data in TxFIFO to transmit. If this is not done, then an underflow on TxFIFO can cause receive data corruption, which is an undesirable condition.

4.5.3.10 Trailing Byte (TRAIL)

Use the Read-Write TRAIL bit to configure how trailing bytes are handled:

- TRAIL cleared Trailing bytes are handled by the processor.
- TRAIL set Trailing bytes are handled by the DMA bursts.

See Section 4.4.2 for details.

4.5.3.11 Transmit Service Request Enable (TSRE)

Use TSRE to enable the DMA service request for the TXFIFO:

- TSRE cleared The DMA service request for the TXFIFO is masked and the state of the service request (SSSR_x[TFS], see Table 124) for the TXFIFO is ignored.
- TSRE set The DMA service request for the TXFIFO is enabled and whenever the SSSR_x[TFS] is set, a DMA service request is generated.

Clearing TSRE does not affect the current state of SSSR_x[TFS] or the ability of the TXFIFO logic to set and clear SSSR_x[TFS] as it only blocks generation of the DMA service request. The state of TSRE does not affect the interrupt request that is generated (if enabled by setting TIE) whenever SSSR_x[TFS] is set.

4.5.3.12 Receive Service Request Enable (RSRE)

Use RSRE to enable the DMA service request for the RXFIFO:

- RSRE cleared The DMA service request for the RXFIFO is masked and the state of the service request (SSSR_x[RFS], see Table 124) bit for the RXFIFO is ignored.
- RSRE set The DMA service request for the RXFIFO is enabled and whenever SSSR_x[RFS] is set, a DMA service request for the RXFIFO is generated.

Clearing RSRE does not affect the current state of SSSR_x[RFS] or the ability of the RXFIFO logic to set and clear SSSR_x[RFS] as it only blocks the generation of a DMA service request for the RXFIFO. The state RSRE does not affect the interrupt request that is generated (if enabled by setting RIE) whenever SSSR_x[RFS] is set.

4.5.3.13 Receiver Time-Out Interrupt Enable (TINTE)

Use the Read-Write TINTE bit to mask or enable the receiver time-out interrupt:

- TINTE cleared The receiver time-out interrupt is masked and the state of SSSR_x[TINT] (see Table 124) is ignored.
- TINTE set The receiver time-out interrupt is enabled and whenever SSSR_x[TINT] is set, an interrupt request is generated.

Clearing TINTE does not affect the current state of SSSR_x[TINT] or the ability of the RXFIFO logic to set and clear SSSR_x[TINT] as it only blocks the generation of the interrupt request.

4.5.3.14 Peripheral Trailing Byte Interrupt Enable (PINTE)

Use the Read-Write PINTE bit to enable the peripheral trailing byte interrupt.

- PINTE cleared The interrupt request is masked and the state of SSSR_x[PINT] (see Table 124) is ignored.
- PINTE set The interrupt request is enabled and whenever SSSR_x[PINT] is set, an interrupt request is sent to the interrupt controller.

Clearing PINTE does not affect the current state of SSSR_x[PINT] or the ability of the RXFIFO logic to set and clear SSSR_x[PINT] as it only blocks the generation of the interrupt request.

4.5.3.15 Invert Frame Signal (IFS)

Set IFS to invert the frame signal input to or output from the SSPx port. When set, this inverts the input or output frame signal for all frame formats (SPI, SSP, PSP).

4.5.3.16 Select FIFO For (EFWR set) Test Mode (STRF)

When EFWR is set:

- STRF cleared Enables both Reads from and Writes to the TXFIFO.
- STRF set Enables both Reads from and Writes to the RXFIFO.

4.5.3.17 Enable FIFO Write/Read Function (EFWR)

Use EFWR to enable a test mode for the SSPx port:

- EFWR cleared The SSPx port operates in the normal mode.
- EFWR set All processor Reads from or Writes to the SSPx Port Data register (SSDR_x, see Table 126) cause the SSPx port to Read from and Write to either the TXFIFO or the RXFIFO, depending on the programmed state of the STRF bit.

When STRF is cleared, all Writes to the SSDR_x register are transferred to the TXFIFO, and Reads from the SSDR register read back the data that was transferred into the TXFIFO, in first-in-first-out order. When STRF is set, all Writes to the SSDR register are transferred into the RXFIFO, and reads from the SSDR register read back the data transferred into the RXFIFO, in first-in-first-out order. When EFWR is set to enable test mode, data is not transmitted on the SSPTXD output signal, data input from the SSPRXD input signal is not stored in the RXFIFO, and SSSR_x[Busy] and SSSR_x[ROR] are ignored. The Interrupt Test register (SSITR_x, see Table 125), however, is still functional. When EFWR is set, software can test whether the TXFIFO or the RXFIFO operates properly as a FIFO memory stack. Software should verify that SSSR_x[CSS] is set and cleared before reading the TXFIFO.

4.5.3.18 Receive FIFO (Interrupt/DMA) Trigger Threshold (RFT)

The RFT bits set the level at which the RXFIFO logic triggers a DMA service request (if enabled) or an interrupt request (if enabled - refer to Section 4.5.3.1). The service request is triggered when the number of RXFIFO entries that contain data is greater than the value programmed into RFT.

If FIFO packing is enabled, SSCR0_x[FPCKE=1], while SSCR0_x[EDSS] is cleared, the effective RFT value is (2 x (RFT +1)) when SSSR_x[OSS]=1.

4.5.3.19 Transmit FIFO (Interrupt/DMA) Trigger Threshold (TFT)

The TFT bits set the level at which the TXFIFO logic triggers a DMA service request (if enabled) or an interrupt request (if enabled - refer to Section 4.5.3.1). The service request is triggered when the number of TXFIFO entries that contain data is less than or equal to TFT + 1.

If SSCR0_x[FPCKE] is set while SSCR0_x[EDSS] is cleared, the effective TFT value is $(2 \times (TFT + 1) + 1)$.



4.5.3.20 Serial Clock Phase (SPH)

Use SPH to determine the phase relationship between the SSPSCLKx and the SSPSFRMx interface signals when the Motorola* SPI format is selected by SSCR0_x[FRF] = 0, see Table 121:

- SPH cleared SSPSCLKx remains in its inactive/idle state (as determined by the SPO bit) until one full clock cycle after the SSPSFRMx signal is asserted to 0b0 at the beginning of a frame. SSPSCLKx continues to transition for the rest of the frame and is then held in its inactive state one-half of an SSPSCLKx cycle before the SSPSFRMx signal is de-asserted to 0b1 at the end of the frame.
- SPH set SSPSCLKx remains in its inactive/idle state (as determined by the SPO bit) until one-half clock cycle after the SSPSFRMx signal is asserted to 0b0 at the beginning of a frame. SSPSCLK continues to transition for the remainder of the frame and is then held in its inactive state one full SSPSCLKx cycle before the SSPSFRMx signal is de-asserted to 0b1at the end of the frame. The combination of SPO and SPH determines when SSPSCLKx is active during the assertion of the SSPSFRMx signal, and which SSPSCLKx edge transmits data via the SSPTXD output signal and which SSPSCLKx edge receives data via the SSPRXDx input signal.
- When SPO and SPH are both programmed to the same value (both cleared or both set), transmit data is driven via the SSPTXDx signal on the falling edge of SSPSCLKx and data received via the SSPRXDx signal is latched on the rising edge of SSPSCLKx. When SPO and SPH are programmed to opposite values, one cleared and the other to set, transmit data is driven via the SSPTXDx signal on the rising edge of SSPSCLKx and data received via the SSPRXDx signal is latched on the rising edge of SSPSCLKx and data received via the SSPRXDx signal is latched on the falling edge of SSPSCLKx. Figure 50 shows the interface signal timings for all four programming combinations of SPO and SPH. SPO determines the polarity of SSPSCLKx and SPH determines the phase relationship between SSPSCLKx and the SSPSFRMx signal, shifting SSPSCLKx one-half clock cycle to the left or right during the assertion of the SSPSFRMx signal.

SPH is ignored for all data frame formats except for the Motorola^{*} SPI format (SSCR0[FRF] = 00).



Figure 50: Motorola SPI Formats for SPO and SPH Programming

Note: When in Motorola SPI format, if SSPx is the master and the SSPSP_x[ETDS] bit is 0b0, the end-of-transferdata state for the SSPTXDx output signal is 0b0. If SSPx is the master and the SSPSP_x[ETDS] bit is 0b1, the SSPTXD output signal will remain at last bit transmitted (LSB). If SSPx is the slave and SPH = 0, the ETDS value is ignored. If SSPx is the slave and SPH = 1, the SSPTXDx output signal will remain at the LSB value until the SSPSFRMx signal is deasserted, and will then be undefined.

The SSPRXDx input signal is undefined before the frame is active and after the LSB is received. No assumptions are made about it except that it should not float.

4.5.3.21 Serial Clock Polarity (SPO)

Use SPO to select the polarity of the inactive state of SSPSCLKx when the Motorola^{*} SPI format is selected (SSCR0_x[FRF] = 00, see Table 121):

- SPO cleared SSPSCLKx is held at 0b0 in the inactive or idle state when the enhanced SSPx port is not transmitting/receiving data.
- SPO set SSPSCLKx is held at 0b1 during the inactive/idle state.

The programmed value of SPO does not alone determine which SSPSCLKx edge transmits or receives data. SPO in combination with SPH determines which SSPSCLKx edge transmits data via the SSPTXDx output signal and which SSPSCLKx edge latches data received via the SSPRXDx input signal.





Note

SPO is ignored for all data frame formats except for the Motorola^{*} SPI format (SSCR0[FRF] = 00).

4.5.3.22 Loop-Back Mode (LBM)

Use LBM to enable and disable a loop-back test mode:

- LBM cleared The SSPx port operates normally. The transmit and receive data paths are independent and transfer data via their respective SSPTXDx or SSPRXDx interface signals.
- LBM set —The output of the TX serial shifter is internally connected to the input of the RX serial shifter.

During loopback mode, the SSPTXD output signal continues to function as normal.

4.5.3.23 Transmit FIFO Interrupt Enable (TIE)

Use TIE to enable the TXFIFO service-interrupt request:

- TIE cleared The TXFIFO service-interrupt request is masked and the state of the TXFIFO service-interrupt request (SSSR_x[TFS], see Table 124) is ignored.
- TIE set The TXFIFO service-interrupt request is enabled and whenever the service interrupt request (SSSR_x[TFS]) is set, an interrupt request is generated.

Clearing SSCR1_x[TIE] (see Table 122) does not affect the current state of SSSR_x[TFS] or the ability of the TXFIFO logic to set (0b1) and clear (0b0) SSSR_x[TFS] — it only blocks generation of the interrupt request. The state of SSCR1_x[TIE] does not effect the TXFIFO DMA service request, which is generated whenever SSSR_x[TFS] is set.

4.5.3.24 Receive FIFO Interrupt Enable (RIE)

Use RIE to enable the RXFIFO service-interrupt request:

- RIE cleared The RXFIFO service-interrupt request is masked and the state of the RXFIFO service-interrupt request (SSSR_x[RFS], see Table 124) is ignored.
- RIE set The RXFIFO service-interrupt request is enabled and whenever the service-interrupt request (SSSR_x[RFS], see Table 124) is set, an interrupt request is generated.

Clearing RIE does not affect the current state of SSSR_x[RFS] or the ability of the RXFIFO logic to set and clear SSSR[RFS] as it only blocks generation of the interrupt request. The state of SSCR1_x[RIE] (see Table 122) does not affect generation of the RXFIFO DMA service request, which is asserted whenever SSSR_[RFS] is set.

4.5.4 SSP Status Registers (SSSR_x)

The SSPx Port Status registers (SSSR_1, SSSR_2, SSSR_3 and SSSR_4) contain bits that signal overrun errors as well as the TXFIFO and RXFIFO service requests. Each of these hardware-detected events signals an interrupt request to the interrupt controller, or a DMA request. The Status register also contains flags that indicate if the SSPx port is actively transmitting data, if the TXFIFO is not full, and if the RXFIFO is not empty. A signal- interrupt signal is sent to the interrupt controller for each SSPx port. These events can cause an interrupt request or a DMA request: end-of-chain, receiver timeout, peripheral trailing byte, RXFIFO overrun, RXFIFO service request, and TXFIFO service request.

Bits that cause an interrupt request remain set until they are cleared by writing a 0b1 to each bit. Once a status bit is cleared, the interrupt is cleared. Read-Write bits are called *status* bits (status bits are referred to as "sticky" and once set by hardware, they can only be cleared by writing a 0b1 to

each bit); read-only bits are called *flags*. Writing a 0b1 to a sticky status bit clears it; writing a 0b0 has no effect. Read-only flags are set to 0b1 and are cleared automatically to 0b0 by hardware, and Writes have no effect. Some bits that cause interrupt requests have corresponding mask bits in the Control registers and are indicated in the section headings that follow.

Table 124 shows the bit locations corresponding to the status and flag bits within the SSPx port SSSR_x register. All bits are read-only except SSSR_x[ROR], SSSR_x[PINT], SSSR_x[TUR], SSSR_x[BCE], SSSR_x[TINT], and SSSR_x[EOC], which are all Read-Write. The reset state of Read-Write bits is 0b0 and all bits return to their reset state when SSCR0_x[SSE] (see Table 121) is cleared.

Write 0b0 to reserved bits; reads from reserved bits are undetermined.

		0 0 0 0	Ph x41 x41 x41 x41	ysi 100 170 190 1A0	cal _0(_0(_0(I A 0 008 008 008 008	ddre (S (S (S (S	ess SP1 SP2 SP3 SP4	1) 2) 3) 4)					S S S	SS SS SS SS	R_ R_ R_ R_	1 2 3 4		1				1			SS	Px					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	oss	Reserved		R	ese	ervo	ed		BCE	CSS	TUR	EOC	TINT	PINT	Reserved			R	FL			ΤI	FL		ROR	RFS	TFS	ΒSΥ	RNE	TNF	Reserved	
PXA31x Only	OSS	TX OSS		R	ese	ervo	ed		BCE	CSS	TUR	EOC	TINT	PINT	Reserved			R	FL			T	FL		ROR	RFS	TFS	ΒSΥ	RNE	TNF	Reserved	
Reset	0	0	?	?	?	?	?	?	0	0	0	0	0	0	?	?	1	1	1	1	0	0	0	0	0	0	0	0	0	1	?	?
		Bi	its			Aco	es	5		Na	me										De	scr	ipt	ion								
		3	31				R			0	SS		Od 0 = 1 = No ena Wh DM AN	d S Rx Rx te th able ien IA te D S	amp FIF FIF nat t d (F SSF SSS	ole S O e his PC Px p ad t R[C	Stat ntry ntry bit KE ort the SSS	us ha hee set is ir RxF =0	s 2 : s 1 : ds t). O n Pa FIFC befe	san san to be the acke D, C ore	nple nple e loo rwis ed m PU it at	s oke se th node sho	d at iis b e, a ould opts	onl oit is nd t ma to r	y wł zer he (ke s ead	nen o. CPU sure the	FIF is u tha Rx	O F used t SS FIF	ack d in: SSR D.	ing stea [RN	is Id o IE]=	f ⊧1

Table 124: SSSR_x Bit Definitions



Table 124: SSSR_x Bit Definitions (Continued)

		0 0 0 0	Ph x41 x41 x41 x41 x41	ysi 00 70 90 A0	cal _0(_0(_0(_0(Ad 008 008 008 008 008	ldre (S (S (S (S (S	ess SP1 SP2 SP3 SP4)))					s s s	SS SS SS SS	R_ R_ R_ R_	1 2 3 4		1				1			SS	Ρx					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	OSS	Reserved		R	ese	erve	ed		BCE	CSS	TUR	EOC	TINT	PINT	Reserved			R	FL			т	FL		ROR	RFS	TFS	ΒSΥ	RNE	TNF	Reserved	
PXA31x Only	OSS	TX_OSS		R	ese	erve	ed		BCE	CSS	TUR	EOC	TINT	PINT	Reserved			RI	FL			Т	FL		ROR	RFS	TFS	BSΥ	RNE	TNF	Reserved	
Reset	0	0	?	?	?	?	?	?	0	0	0	0	0	0	?	?	1	1	1	1	0	0	0	0	0	0	0	0	0	1	?	?
		Bi	ts			Acc	ess	5		Na	me										De	scr	ipt	ion								
												5	Wh FIF (TF 32, The TA 0 = 1 = NO	ien io is iL*2 wh e T> _OS _Txl Txl Txl TE:	SSF s: (FI SS= FIF(SS= (S : Th (S : P)	TX_ TNF FO 1. (O ei D ei SCF (A3	OSS Can The ntry ntry ntry 1x (not 5), ' not TX has ed x[Fl Dnly	whe acc FIF s an s to PCk	cke n T co I co I ev od be (E]	d m NF= nemas en r d nu rea set)	iode =1 31 num umb d or . Of	e, th sata ber ber c hly v	e nu whe ples of sa whe wise	n Tl s). ampl m Fl e this	er o NF= oles le. FO s bit	f sa 1 ai Pac	nd 1 king zerc	les i ſFL: ŋ is ĵ.	n th =15 ena	e T and bled	x d
						_	_			_	_		Re	serv	/ed	(PX	(A32	2x 8	Ind	PX/	430	хO	nly)									
		29	:24 23		R Ot	ead o1 to	/Wr o Cle	ite ear		B	- CE		Re: Bit 0 = 1 =	Serv Cou The The zer	ved unt e S e S ro.	Erro SPx SPS	or: a poi SFR	rt ha Mx	as n sigr	ot e nal	expe was	erie as	nce sert	d a l ed v	oit c vher	oun n the	t eri e bit	ror. : coi	unte	er wa	as r	not
		2	22		R	Read	l Or	ıly		C	SS		Clo 0 = 1 =	ck S The The	Syn e S e S	chro SPx SPx	oniz poi poi	atic rt is rt is	n Si rea cur	tatu dy ren	is: for s tly b	slav busy	e cl / sy	ock nchi	ope roniz	ratio	ons. sla	ve r	nod	e si	gna	als.
		2	21		R Ot	ead o1 to	/Wr o Cle	ite ear		тι	JR		Tra 0 = 1 =	nsn The A r em	nit F e Tž eac pty	FIFC XFII I fro) Ur =O I m th use:	nde nas ne T s ar	rrun not TXF n int	: ex IFC erru	beri wa upt i	enc s a f it i	ed a tterr s er	an u npteo nabl	nde d wł ed (rrun nen SSC	i. the CR0	тхі _×[FIFO	D wa]=0)	as	
		2	20		R Ot	ead o1 to	/Wr o Cle	ite ear		EC	C		En 0 = 1 =	d Of DN DN	f Ch 1A h 1A h	iain nas nas	: not sigr	sigi nale	nale d ar	d a n er	n ei nd o	nd c f ch	of ch Iain	nain con	con ditic	ditic on.	on.					

Table 124: SSSR_x Bit Definitions (Continued)

		0 0 0 0	Ph x41 x41 x41 x41	ysi 00 70 90 A0	cal A _0008 _0008 _0008 _0008	ddr 8 (S 8 (S 8 (S 8 (S 8 (S	ess SP1 SP2 SP3 SP4	1) 2) 3) 4)					s s s	SS SS SS SS	R_ R_ R_ R_	1 2 3 4									SS	Px					1
User Settings																															
Bit	31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	SSO	Reserved		Re	eserv	ed		BCE	CSS	TUR	EOC	TINT	PINT	Reserved			RF	Ľ			TF	Ľ		ROR	RFS	TFS	ΒSΥ	RNE	TNF	Reserved	
PXA31x Only	OSS	TX_OSS		Re	eserv	ed		BCE	CSS	TUR	EOC	TINT	PINT	Reserved			RF	Ľ			ΤF	Ľ		ROR	RFS	TFS	BSΥ	RNE	TNF	Reserved	
Reset	0	0 ? ? ? ? 0 0 0 0 ? ? 1 1 1 0														0	1	?	?												
		Bi 1	ts 9 8		Aco Read 0b1 t	ces d /W o C	s /rite lear		Na TI PI	me NT		Re 0 = 1 =	ceiv No Re	er 7 rec ceiv	Fime eive ver t	e-ou er tii time	it Int me- e-out	terr out t pe	upt: is p ndii	Des end	ing.	ipti ses	i on an i	inte	rrup	t re	que	st.			
			U		0b1 t	o C	lear					0 = 1 =	No Pe	pei riph	riph era	eral I tra	trai iling	ling by	byt te ir	te in nterr	terr upt	upt is p	is p benc	end ding	ing.						
		17	:16 :12			R			R	- FL		Re Re Nu rea RN	serv ceiv mbe d, tl E b	ved e F er of ne F it.	IFO f en RXF	Lev tries	vel: s mi) is e	nus eith	on er e	e in mpt	RXI y or	FIF(ful	D. N I, ar	lote nd se	: W	hen rare	the sho	val ould	ue (rea	DxF	is 1e
		11	:8			R			TI	FL.		Tra Nu TX	nsn mbe FIF(hit F er of D is	IFC f en eitl) Le tries ner (vel: s in emp	TXF oty o	FIFC	D. N III, a	ote: nd s	Wł soft	nen war	the e sh	valu	ue (d re)x0 ad t	is re the	ead, TNF	the bit	; t.
			7		Read 0b1 t	d /W o C	'rite lear		R	OR		Re 0 = 1 =	ceiv RX Att	e F FIF emp	IFO O h	Ov las r I dat	erru not e ta W	ın: əxp /rite	erie e to	nce full l	d ar RXF	n ov FIFC	verru D, ca	un. ause	es a	ın ir	iterr	upt	req	ues	st.
		(6			R			RI	=S		Re 0 = 1 =	ceiv RX dis RX rec	e F FIF able FIF jues	IFO Ole ed Ole st	Se evel evel	rvice is a exc	e R at or ceed	equ be ds F	est: low RFT	RF thre	Γth esho	resł old (nold RF	(RF Г), с	T), aus	or S	SSF an i	Px p	ort rup	is t
		Ę	5			R			TI	-S		Tra 0 = 1 =	nsn TX dis TX inte	nit F FIF able FIF erru	FIFC FO I ed. O le pt re) Se eve evel equ	ervic I exc is a est.	e R cee t or	tequ ds t bel	uest: he T ow ⁻	FT TFT	thro thr	esh esh	old ((TF (TF	Г+ Т+	1), d 1),	or S cau	SP) ses	c pc an	vrt



Table 124: SSSR_x Bit Definitions (Continued)

			Ph 0x4 0x4 0x4 0x4 0x4	iysi 100 170 190 1A0	cal _0 _0 _0	A d 008 008 008 008	ldre (S (S (S (S	SP1 SP2 SP3 SP3 SP4) 2) 3) 4)					5 5 5 5 5		SR SR SR SR	_1 _2 _3 _4										SS	Рx					
User Settings																																	
Bit	31	3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	7 1 (6 ·	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x and PXA30x Only	OSS		Reserved	R	ese	erve	d	-	BCE	CSS	TUR	EOC	TINT	PINT	Dovroad				RF	Ľ			TF	=L		ROR	RFS	TFS	ΒSΥ	RNE	TNF	Reserved	
PXA31x Only	OSS		000 	R	es	erve	ed		BCE	CSS	TUR	EOC	TINT	PINT	povroad				RF	Ľ			TF	۶L		ROR	RFS	TFS	BSΥ	RNE	TNF	Reserved	
Reset	0	0	?	?	?	?	?	?	0	0	0	0	0	0	?	?	•	1	1	1	1	0	0	0	0	0	0	0	0	0	1	?	?
		E	Bits			Acc	es	8		Na	me											De	scr	ipt	ion								
			4			ļ	R			B	SY		SS 0 = 1 =	P B SS SS	us P> P>	y: < po	ort ort	is i is c	dle (curre	or c entl	disa y tra	blec ansi	d. mitti	ng	or re	ecei	ving	ı fra	mec	d da	ita.		
			3				R			RI	NE		Re 0 = 1 =	ceiv RX RX	/e (FI (FI	FIF FO FO	O is is	No em no	t En ipty. t err	npty	y: /.												
			2			I	R			TI	١F		Tra 0 = 1 =	nsn TX TX	nit (FI	FIF FO FO	is is	Nc full not	ot Fu : full	ull:													
			1:0			_				_	_		Re	ser	vec	ł																	

4.5.4.1 Odd Sample Status (OSS)

OSS is a read-only status bit that indicates whether the RX FIFO entry has one or two samples. This bit must be checked only when FIFO packing is enabled; otherwise, this bit is zero. When the SSPx port is using FIFO packing and using CPU programmed I/O to read the RX FIFO, the software should ensure the RX FIFO is not empty (SSSR[RNE]=1) and that there are two samples in the RX FIFO Entry (SSSR[OSS]=0) before it reads the RX FIFO.
4.5.4.2 TX FIFO Odd Sample Status (TX_OSS)

Note



TX_OSS is a read-only status bit that indicates whether the TX FIFO entry has an odd or even number of samples. This bit must be read only when FIFO packing is enabled; otherwise, this bit is zero. In packed mode, the TX FIFO cannot accept new data when TNF=1 and TFL=15 and TX_OSS=1(TX FIFO has 31 samples). If data is written with the above conditions, the Write data will be lost. This bit is reserved for PXA30x processors.

4.5.4.3 Bit Count Error (BCE)

BCE is a Read-Write, one-to-clear status bit that indicates that the SSPx port detects that the SSPSFRMx interface signal has been asserted at the wrong time. This detection causes an interrupt (if enabled by SSCR1_[BCEI], see Table 122). BCE bit set indicates that an error has occurred and there is a need to re-synchronize with the master external device. The SSPx port may, depending upon the timing of the event, disregard both the sample that had the SSPSFRMx interface signal re-asserted in the middle of it and the next sample.

4.5.4.4 Clock Synchronization Status (CSS)

The CSS bit is a read-only flag bit that indicates that the SSPx port is busy synchronizing control signals into the SSPSCLKx domain. Software need only read CSS when the SSPx port is a slave to frame (SSCR1_x[SFRMDIR] set, see Table 122) or when the SSPx port is in the special FIFO test mode (SSCR1_x[EFWR] set). Software should wait until CSS is clear before allowing an external device to assert the external SSPSFRMx or SSPSCLKx interface signals.

4.5.4.5 Transmit FIFO Underrun (TUR)

TUR is a Read-Write, one-to-clear status bit that indicates that the transmitter tried to send data from the TXFIFO when the TXFIFO was empty. When TUR is set, an interrupt request is generated, if it is not masked by SSCR0_x[TIM], (see Table 121). TUR set does not generate a DMA service request. TUR remains set until software clears it by writing a 0b1, which also resets its interrupt request. Writing a 0b0 to TUR has no effect.

TUR can be set only when the SSPx port is a slave to the SSPSFRMx interface signal (SSCR1_x[SFRMDIR] set, see Table 122), or if the SSPx port is a master to the SSPSFRMx interface signal (SSCR1_x[SFRMDIR] cleared and the SSPx port is in network mode (SSCR0_x[MOD] set). TUR is not set if the SSPx port is in Receive-without-Transmit mode (SSCR1_x[RWOT] set).

4.5.4.6 End Of Chain (EOC)

EOC is a Read-Write, one-to-clear status bit that indicates that the DMA controller has signaled an end-of-chain event. EOC set indicates that the DMA controller has signaled an end-of-chain event. EOC clear indicates that the DMA has not signaled an end-of-chain event. EOC is cleared by software writing a 0b1 to it. The end-of-chain event indicates that the DMA Descriptor for the RXFIFO is ending (described in more detail in the DMA chapter). This event requires software intervention if data remains in the RXFIFO.

4.5.4.7 Receiver Time-Out Interrupt (TINT)

TINT is a Read-Write, one-to-clear status bit that is set when the RXFIFO has been idle (no samples received) for a period of time defined by the value programmed into the Timeout register (SSTO_x,



see Table 127). TINT set signals an interrupt request (if it is not masked by SSCR1_x[TINTE], see Table 122). TINT is cleared by software writing a 0b1 to it.

4.5.4.8 Peripheral Trailing Byte Interrupt (PINT)

PINT is a Read-Write, one-to-clear status bit that is set anytime the DMA controller signals an end-of-chain event and data remains in the RXFIFO. This event signals an interrupt request, if not masked by SSCR1_x[PINTE] (see Table 122), that requires the processor to transfer the remaining data from the RXFIFO. PINT is cleared by software writing a 0b1 to it.

4.5.4.9 Receive FIFO Level (RFL)

The 4-bit RFL bit field shows how many valid data entries minus 1 are currently in the RXFIFO. When the value 0xF is read, the RXFIFO is either empty or full, and software should read the RNE bit (FIFO is empty when RNE=0, FIFO is not empty when RNE=1.)

If FIFO packing is enabled (SSCR0_x[FPCKE] (see Table 121) is set) and the sample size is 8 or 16 bits (SSCR0_x[EDSS] is clear), the number of valid data entries in the RXFIFO is either (2 x RFL) + 1 or (2 x RFL) + 2. Reading SSSR_x[OSS] shows whether the RX FIFO entry has one or two samples.

4.5.4.10 Transmit FIFO Level (TFL)

The 4-bit TFL bit field shows how many valid data entries are currently in the TXFIFO. When the value 0x0 is read, the TXFIFO is either empty or full and software should read TNF.

If FIFO packing is enabled (SSCR0_x[FPCKE] (see Table 121) is set) and the sample size is 8 or 16 bits (SSCR0_x[EDSS] is clear), then number of valid data entries in the TXFIFO is either 2 x TFL or 2 x TFL + 1. Reading SSSR_x[OSS] reveals whether the RX FIFO entry has one or two samples.

4.5.4.11 Receiver Overrun (ROR)

The ROR bit is a Read-Write, one-to-clear status bit that is set when the receive logic attempts to place data into the RXFIFO after the RXFIFO has been completely filled. If the RXFIFO is full and new data is received, the newly received data is discarded. This process is repeated for each new datum received until at least one empty RXFIFO entry exists. When ROR is set, an interrupt request is generated if not masked by SSCR0_x[RIM] (see Table 121). Setting ROR does not generate any DMA service request. ROR remains set until cleared by writing a 0b1 to it, which also clears its interrupt request. Writing a 0b0 to ROR does has no effect.

4.5.4.12 Receive FIFO Service Request (RFS)

The read-only RFS flag bit is a flag bit that is set when the RXFIFO requires service to prevent an overrun. RFS set signals an interrupt request if it is not disabled by SSCR1_x[RIE] (see Table 122). RFS is set any time the RXFIFO has more entries of valid data than the number allowed by the RXFIFO trigger threshold; RFS is cleared automatically when the RXFIFO has the same or fewer valid data entries than allowed by threshold value. Setting RFS also signals a DMA service request, if SSCR1_x[RSRE] is set. After the processor or DMA reads the RXFIFO such that the RXFIFO now has the same or fewer data entries than the allowed threshold, RFS (and the DMA service request or interrupt request) is cleared automatically. Both SSCR1_x[RSRE] and SSCR1_x[RIE] should not be set at the same time

4.5.4.13 Transmit FIFO Service Request (TFS)

The TFS bit is a read-only flag bit that is set to generate an interrupt request when the TXFIFO requires service to prevent an underrun. TFS is set any time the TXFIFO has the same or fewer entries of valid data than allowed by the TXFIFO trigger threshold value (that is, when the number of TXFIFO valid data entries is less than or equal to TFT, see Table 122). TFS is cleared automatically when the TXFIFO has more entries of valid data than allowed by the trigger threshold value. When

Copyright © 2009 Marvell

TFS is set, an interrupt request is generated (if not masked by SSCR1_x[TIE], see Table 122). TFS set also generates a DMA service request (if enabled by SSCR1_x[TSRE]). After the processor or the DMA fills the TXFIFO to a point where the trigger threshold value is exceeded, TFS bit (and the DMA service request or interrupt request) is cleared automatically; if filling the TXFIFO does not exceed trigger threshold value, another DMA service request or another interrupt request is generated. Software should not set both SSCR1_x[TSRE] and SSCR1_x[TIE].

4.5.4.14 SSP Busy (BSY)

The BSY bit is a read-only flag bit that is set when the SSPx port is actively transmitting or receiving data, and is cleared automatically when the SSPx port is idle or disabled (SSCR0_x[SSE] cleared, see Table 121). BSY does not generate an interrupt request or a DMA service request. When the SSPx port is a master to the SSPSCLKx interface signal (output) and if software needs to know if the SSPx port is actively transmitting data, software must monitor TFL and BSY to determine when all bits have been transmitted. If the SSPx port is a slave to the SSPSCLKx interface signal (input) and software must know whether the SSPx port is actively transmitting or receiving data, software should monitor TFL, RFL, and BSY, and use the Timeout register (SSTO_x, see Table 127).

4.5.4.15 Receive FIFO Not Empty (RNE)

The RNE bit is a read-only flag bit that is set when the RXFIFO contains one or more entries of valid data. RNE is cleared automatically when the RXFIFO no longer contains any valid data. When RNE is set, an interrupt request is not generated. Software can poll RNE using programmed I/O to determine if it is necessary to remove trailing bytes of data from the RXFIFO.

4.5.4.16 Transmit FIFO Not Full (TNF)

The TNF is a read-only flag bit that is set to 0b1 when the TXFIFO has one or more entries that do not contain valid data (TNF=1 when the TX FIFO is not full). The TNF bit is cleared automatically to 0b0 when the TXFIFO is completely full. The TNF bit does not generate an interrupt. Software polls the TNF bit using programmed I/O to determine if it is necessary to fill the TXFIFO over its trigger threshold level.



Note

In packed mode, TNF=0 does not indicate a full TXFIFO. When using packed mode, treat TFL=15 as the FIFO full condition.

4.5.5 SSP Interrupt Test Registers (SSITR_x)

Only use the Read-Write SSP Interrupt Test registers (SSITR_1, SSITR_2, SSITR_3 and SSITR_4) for testing purposes. The interrupt request or DMA service request generated when one of these test bits is set remains active until the test bit is cleared by writing a 0b0. Setting any of these bits to 0b1 also causes the corresponding status bit(s) to be set to 0b1 in the SSPx port Status register (SSSR_x, see Table 124).

Write 0b0 to reserved bits; reads from reserved bits are undetermined.



Table 125: SSITR_x Bit Definitions



4.5.5.1 Test RXFIFO Overrun (TROR)

Setting the TROR bit generates a non-maskable interrupt request for the RXFIFO. A DMA service request is not generated. TROR is cleared by writing a 0b0 to it.

4.5.5.2 Test RXFIFO Service Request (TRFS)

Setting the TRFS bit generates a non-maskable interrupt request and a DMA service request for the RXFIFO. TRFS is cleared by writing an 0b0 to it.

4.5.5.3 Test TXFIFO Service Request (TTFS)

Setting the TTFS bit generates a non-maskable interrupt request and a DMA service request for the TXFIFO.

4.5.6 SSP Data Registers (SSDR_x)

The SSPx Port Data registers (SSDR_1, SSDR_2, SSDR_3 and SSDR_4) are each two physical registers that have a common address. One SSDR_x is temporary storage for data that is transferred automatically into the TXFIFO; the other SSDR_x is temporary storage for data that is transferred automatically from the RXFIFO.

As programmed I/O or DMA access the SSDR_x, the TXFIFO or RXFIFO control logic transfers data automatically between the SSDR_x and the FIFO as fast as the system moves it. Data in the TXFIFO shifts up to accommodate new data that is written to the SSDR_X, unless it is an attempted Write to a full TXFIFO. Data in the RXFIFO shifts down to accommodate data that is read from the SSDR_x. The SSSR_x[TFL,RFL,RNE,TNF] status bits (see Table 124) show whether the FIFO is full, above/below a programmable FIFO trigger threshold level, or empty.

When using programmed I/O, data can be written to the SSDR_X register anytime the TXFIFO falls below its trigger threshold level.

When a data sample size of less than 32 bits is selected, or 16 bits for packed mode, software should right-justify the data that is written to the SSDR_x for automatic insertion into the TXFIFO. The transmit logic left-justifies the data and ignores any unused bits. Received data of less than 32 bits is right-justified automatically in the RXFIFO (thus, a Write in packed mode of less than 32 bits wide can not be performed). The TXFIFO and RXFIFO are cleared to 0b0 when the SSPx port is reset or disabled (by writing a 0b0 to SSCR0_x[SSE], see Table 121).

The reset state of SSDR_x is undetermined. Table 126 shows the location of the SSPx port SSDR_x.

Table 126: SSDR_x Bit Definitions

			Ph	ysi	cal	Ad	ldre	ess																		ss	6Px					
		0	x4′	00	_00)10	(S	SP1)					S	SD	DR.	_1															
		0	x41	170	_00)10	(S	SP2	2)					S	SD	DR.	_2															
		0	x4′	190	_00)10	(S	SP3	3)					S	SD	DR.	_3															
		0	x41	A0	_00	010	(S	SP4	4)					S	SD	DR.	_4															
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													Tr	ans	mi	t/R	ece	ive	e Da	ata												
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
		В	its			Acc	ess	5		Na	me										De	scr	ipt	ion								
		3	1:0			R	/W			DA	٩ΤΑ		Da	ta to	b be	e wr	itter	n to	the	TXI	FIF) re	ad f	from	n the	e Rž	XFI	-0				

4.5.7 SSP Time Out Registers (SSTO_x)

The SSPx Port Timeout registers (SSTO_1, SSTO_2, SSTO_3 and SSTO_4) specify the timeout (TIMEOUT) value used to signal a period of inactivity within the RXFIFO, see Section 4.4.2.1. When a timeout occurs, SSSR_x[TINT] (see Table 124) is set. When the TIMEOUT value is set to 0x000000, no time-out occurs and SSSR_x[TINT] is not set. The TIMEOUT interval is given by the calculation in Equation 1.

Equation 1: TIMEOUT Interval Equation

TimeOut Interval = SSTO_x[TIMEOUT] / Low-Speed I/O Bus Clock Frequency

Note

Peripheral Bus Clock Frequency = 26 MHz

Write 0b0 to reserved bits; reads from reserved bits are undetermined.



Table 127: SSTO_x Bit Definitions



4.5.8

SSP Programmable Serial Protocol Registers (SSPSP_x)

Note

PSP format is supported only for emulation of the I²S protocol. Operation in PSP mode except as described in PXA3xx Processor Family I2S Emulation Using SSP/PSP Application Note is not supported.

The SSPx Port Read-Write Programmable Serial Protocol registers (SSPSP_1, SSPSP_2, SSPSP_3 and SSPSP_4) contain eight fields that program the various programmable serial-protocol (PSP) parameters. When using Programmable Serial Protocol (PSP) format in network mode, the parameters SFRMDLY, STRTDLY, DMYSTP, EDMYSTP, DMYSTRT, and EDMYSTRT must be set to 0b0; the other parameters SFRMP, SCMODE, FSRT, and SFRMWDTH are programmable.

Writes 0b0 to reserved bits; reads from reserved bits are undetermined.

Table 128: SSPSP_x Bit Definitions

		P 0x4 0x4 0x4 0x4	hys 10 17 19	sic 0_ 0_ 0_ 0_	cal _00 _00 _00 _00	Ad 2C 2C 2C 2C	ldre (S (S (S (S	ess SP1 SP2 SP3 SP4) 2) 3) 4)					S S S S	SP SP SP SP	SP_ SP_ SP_ SP_	1 2 3 4									Ş	S	Рx					
User Settings																																	
Bit	31	30 2	9 2	8	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1	0 9	8		7	6	5	4	3	2	1	0
	Reserved	EDMYSTOP			EDMYSTRT¹		FSRT	DMYSTOP ¹		Reserved		SF	RM	WD	тн			;	SFR	MC	DLY	1		DMVSTRT ¹			STRTDLY			ETDS	SFRMP	SCMODE	
Reset	?	? () (כ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C) (0		0	0	0	0	0	0	0	0
		Bits		_	4	١cc	ess	3		Na	me										De	sc	rip	tior	n								
		31		_		_	_			_	_		Re	serv	/ed																		
		30:2	8			R	/VV		ΕD	MY	SI	JP	Th	tenc e m	led ost-	Dur ∙sigr	nm nific	y St ant	op: bits	of t	he	du	ımm	y sto	ор	o del	ay						
		27:2	6			R	/W		ED	MY	STI	۲T	Ext Th	tenc e m	led ost-	Dur ∙sigr	nm nific	y St ant	art: bits	of t	he	du	ımm	y sta	art	t del	ay						
		25				R	/W			FS	RT		Fra 0 = 1 =	ame : Ne : Ne	Sy xt f xt f	nc F ram ram	Rela e is e is	tive ase ase	e Tin serte serte	ning ed a ed v) Bit after vith	t: r th th	ne e e L\$	nd o SB o	oft oft	the [the p	DM ore	TS ⁻ viou	TOF Js fi	P tin am	ning e.		
		24:2	3			R	/W		DI	MYS	бтс)P ¹	Du The Pro (0- trai	mm e lea ogra 31) nsm	y S ast- imn of a itte	top: sigr ned activ	nific valu re cl ata.	ant ue c lock	bits of EI (S (S	of t DMN SSP	he ⁄ST SCI	du Ol LK	mm P + (x) tł	y sto DM` nat f	op YS oll	o dela STO Iow 1	ay ⊃s :he	spec en	cifie d of	s th the	e nu	ımb	er
		22				_	_			_	_		Re	serv	/ed																		
		21:1	6			R	/W		SF	RM	WE	тн	Se Lea Pro fra SS	rial ast- ogra me PS(Fra sigr imn wid CLM	me hifica hed th fr (x c	Wic ant valu om ycle	lth: bits ue c 0b(s).	of t of ES	he s SFR)00	seria MV (on	al f VD e \$	fram TH SSF	ie w + SI 'SCI	idi FF	th RMW (x cy	/D ⁻ cle	TH e) to	spe 0 Ob	cifie 111	es th 111(e 63	
		15:9)			R	/W		SI	FRN	1DL	.Y ¹	Se Pro clo (ou	rial ogra cks itpu	Fra Imn (SS t) o	me ned SPS r Rλ	Del valu CLI (D (ay: Je s (x) inpi	spec asso ut) b	ifies erte ein	s the d fr g di	e r on rive	num n the en te	ber e mo o SS	(0 ost	-12 t-sig PSFF	7) (nifi RM:	of a icar x.	ctiv nt bi	e or t of	ne-h TXE	alf Dx	
		8:7				R	/W		DI	MYS	STR	T ¹	Du Lea Pro clo mo	mm ast- ogra cks ost-s	y S sigr Imn (SS	tart: nifica ned SPS ifica	ant valu CLI	bits ue o (s) bit o	of th of DN betv f Tra	he d /IYS vee ansi	dum STA n th mit/	nm RT ne Re	y sta F sp end eceiv	art d ecifie of s /e da	lel es ta	lay s the art de a is	nu elay driv	ımb y ar ven	er ((nd w	0-15 /her	ō) of n the	act	tive



Table 128: SSPSP_x Bit Definitions (Continued)

User		0 0 0 0	Ph x41 x41 x41 x41 x41	ysi 00 70 90 A0	cal _00 _00 _00	Ad 2C 2C 2C 2C 2C	dre (S (S (S (S (S	ess SP1 SP2 SP3 SP4) 2) 3) 4)				 	S S S	SPS SPS SPS SPS	SP_ SP_ SP_ SP_	_1 _2 _3 _4									SS	Px					
Settings Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved	EDMYSTOP			EDMYSTRT ¹		FSRT	DMYSTOP ¹		Reserved		SF	RM	WD	тн			ę	SFR	MC	ΟLY	1		DMYSTRT ¹		STRTDLY ¹			ETDS	SFRMP	SCMODE	
Reset	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	ts			Acc	ess	\$		Na	me										De	scr	ipt	ion								
		6	:4			R	/W		S	TRI	ΓDL	Y ¹	Sta Pro (SS	ort D ogra SPS	elay mm CLł	/: ied (x)	valı that	ue s t det	pec fine	ifies the	s the dur	e nu atio	ımb on o	er ((f idl	D-7) e tir	of i ne	non	-acti	ve	cloc	ks	
			3			R	/W			ET	DS		En 0 = 1 =	d Of Lov La:	f Tra w st Va	ansi alue	ier [e <e< td=""><td>Data Bit O</td><td>n Sta ></td><th>ate:</th><th></th><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></e<>	Data Bit O	n Sta >	ate:												
			2			R	/W			SFF	RMF	כ	Sei 0 = 1 =	rial SS SS	Fran PSI PSI	ne FRN FRN	Pola /Ix i /Ix i	arity s ac s ac	: tive	lov hig	v (01 Jh (0	b0).)b1)										
		1	:0			R	/W		S	SCN	IOD	E	Se 00 01 10 11	rial – D – D – D	Bit-r ata ata ata ata	ate Driv Driv Driv Driv	Clo ven ven ven ven	ock (Fa (Ris (Ris (Fa	Moo Iling sing sing Iling	de: g), [), D), D g), [Data Pata Pata Data	Sa Sai Sai Sa	mpl mple mple	ed (ed (ed (ed (Ris Fall Fall Risi	ing) ing) ing) ing)	, Idl , Idl , Idl , Idl , Idl	e Si e Si e Si e St	ate ate ate ate	(Lo (Lo (Hig (Hig	w) w) gh) gh)	
	1.	Do	o no	t us	e in	PS	ΡN	etw	ork	mo	de.																					

4.5.8.1 Extended Dummy Stop (EDMYSTOP)

The three EDMYSTOP bits specify the most significant bits of the dummy stop delay. The EDMYSTOP bits supplement the DMYSTOP bits to generate a dummy stop delay of 0 to 31 SSPSCLKx cycles.

4.5.8.2 Extended Dummy Start (EDMYSTRT)

The two EDMYSTRT bits specify the most significant bits of the dummy start delay. The EDMYSTRT bits supplement the DMYSTRT bits to generate a dummy start delay of 0 to 15 SSPSCLKx cycles.

4.5.8.3 Frame Sync Relative Timing (FSRT)

Clearing FSRT causes the frame to be determined as illustrated in Figure 41. When set, FSRT causes the assertion of the SSPSFRMx interface signal that corresponds to the next sample during the transmission of the LSB of the current sample (see Figure 51). If FSRT is set, the EDMYSTRT, DMYSTRT, SFRMDLY, STRTDLY, EDMYSTOP and DMYSTOP fields must be set to 0b0.

Figure 51: Programmable Serial Protocol Format (example with consecutive transfers and FSRT bit set)



NOTE: This example uses a frame width of two, dummy start = 0b0, dummy stop = 0b0, start delay = 0b0, frame delay = 0b0, scmode = 1, TXDx three-state = 1, FSRT = 0b1, and frame polarity = 1.

4.5.8.4 Dummy Stop (DMYSTOP)

The two-bit dummy DMYSTOP field specifies the least-significant bits of the dummy stop delay (see T4 in Figure 42). The DMYSTOP bits supplement the EDMYSTOP bits to specify the number (0-31) of active clocks (SSPSCLKx) between the end of the LSB (bit 0) of the transmitted or received data SSPRXD and the beginning of the idle time.

4.5.8.5 Serial Frame Width (SFRMWDTH)

The six-bit SFRMWDTH field specifies the number (0-63) of active clocks (SSPSCLKx) that the SSPSFRMx interface signal remains active for each timeslot. The programmed value must not cause the SSPSFRMx interface signal to be asserted past the end of the dummy stop delay (see T_4 in Figure 42).

In slave mode (SSCR1_x[SFRMDIR] set, see Table 122), the SFRMWDTH field is ignored; however, the SSPSFRMx interface signal (input) must be asserted for at least one active clock (SSPSCLKx) before the MSB of the received data sample is latched and de-asserted for at least one active clock (SSPSCLKx) before the beginning of the next received data sample.

4.5.8.6 Serial Frame Delay (SFRMDLY)

The seven-bit SFRMDLY field specifies the number (0-127) of active and/or inactive half-clocks (SSPSCLKx) between the end of the dummy stop delay (see T_4 in Table 116) and the assertion of the next SSPSFRMx interface signal (see T_5 in Table 116).

4.5.8.7 Dummy Start (DMYSTRT)

The two-bit DMYSTRT field contains the least-significant bits of the dummy start delay. The DMYSTRT field supplements the EDMYSTRT field to specify the number (0 to 15) of active clocks (SSPSCLKx) between the end of start delay (see T_1 in Table 116) and when the MSP of transmitted or received data sample is driven (see T_2 in Table 116).

4.5.8.8 Start Delay (STRTDLY)

The three-bit STRTDLY field specifies the number of inactive clocks (SSPSCLKx) that define the length of the idle time between data sample transfers. STRTDLY must be programmed to 0b0 if the SSPSCLKxEN interface input signal and SSCR1_x[ECRA] is set or SSCR1_x[ECRB] is set. The STRTDLY field must be programmed to 0b0 whenever any of the SSPSCLKx or SSPSFRMx interface signals are configured as an input (SSCR1_[SCLKDIR] set and/or SSCR1_x[SFRMDIR] set).

Copyright © 2009 Marvell



4.5.8.9 End of Transfer Data State (ETDS)

The ETDS bit determines the state of the SSPTXDx interface-output signal at the end of a transfer:

- ETDS cleared The state of the SSPTXDx interface-output signal is forced to 0b0 after the last bit (bit 0) of the frame has been sent and remains at 0b0 throughout the next idle period.
- ETDS set The state of the SSPTXDx interface-output signal retains the value of the last bit sent (bit 0) throughout the next idle period.

4.5.8.10 Serial Frame Polarity (SFRMP)

The SFRMP bit specifies the active state of the SSPSFRMx interface signal:

- SFRMP cleared The active state of the SSPSFRMx interface signal is low.
- SFRMP set The active state of the SSPSFRMx interface signal is high.

During the idle state or when the SSPx port is disabled (SSCR0_x[SSE] cleared, see Table 121), the SSPSFRMx interface signal is in its inactive state. In slave mode (SSCR1_x[SFRMDIR] set, see Table 122), the SFRMP bit specifies the polarity of the incoming SSPSFRMx interface signal.

4.5.8.11 Serial Clock Mode (SCMODE)

The two-bit SCMODE field specifies one of four clock (SSPSCLKx) modes.

4.5.9 SSP TX Time Slot Active Registers (SSTSA_x)

Only used in network mode (SSCR0_x[MOD] set, see Table 121), the SSPx Port TX Time Slot Active registers (SSTSA_1, SSTSA_2, SSTSA_3, and SSTSA_4) are Read-Write registers that specify in which time slot the SSPx port transmits data. See Figure 48 for an example of the use of time slots when in network mode.

The eight-bit TTSA field specifies in which time slots the SSPx port transmits data and in which time slots the SSPx port does NOT transmit data. Bits beyond the SSCR0_x[FRDC] value are ignored (for example, if SSCR0_x[FRDC] = 0b011, specifying that four time slots are used, then TTSA bits 7:4 are ignored). If SSCR1_x[TTE] is set (see Table 122), the SSPx port three-states the SSPTXDx interface output signal line during time slots that have associated TTSA bits programmed to 0b0.

Write 0b0 to reserved bits; reads from reserved bits are undetermined.



Table 129: SSTSA Definitions

SSPx **Physical Address** 0x4100_0030 (SSP1) SSTSA_1 0x4170_0030 (SSP2) SSTSA_2 0x4190_0030 (SSP3) SSTSA_3 0X41A0_0030 (SSP4) SSTSA_4 User Settings Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TTSA Reserved Reset ? 0 0 0 0 0 0 0 0 Bits Description Access Name 7:0 R/W TTSA TX Time Slot Active: 0 = SSPx port does NOT transmit data in this time slot. 1 = SSPx port does transmit data in this time slot.

Table 129: SSTSA Definitions (Continued)

4.5.10 SSP RX Time Slot Active Registers (SSRSA_x)

Only used in network mode (SSCR0_x[MOD] set, see Table 121), the SSPx Port RX Time Slot Active registers (SSRSA_1, SSRSA_2, SSRSA_3, and SSRSA_4) are Read-Write registers that specify in which time slot the SSPx port receives data. See Figure 48 for an example of the use of time slots when in network mode.

The eight-bit RTSA field specifies in which time slots the SSPx port receives data and in which time slots the SSPx port does *not* receive data. Bits beyond the SSCR0_x[FRDC] value are ignored. For example, if SSCR0_x[FRDC=0b011], specifying that four time slots are used, then RTSA bits 7:4 are ignored.

Write 0b0 to reserved bits; reads from reserved bits are undetermined.

			Ph)x4)x4)x4)x4)x4	ysi 100 170 190 1A0	cal _00 _00 _00 _00	Ad 034 034 034 034 034	ldr (S (S (S (S	ess SP1 SP2 SP3 SP4	1) 2) 3) 4)					S S S	SRS SRS SRS	5A_ 5A_ 5A_ 5A_	_1 _2 _3 _4									SS	Px					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											R	ese	erve	ed														RT	SA			
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0
		в	its			Acc	es	5		Na	me	1								1	De	scr	ipt	ion	1			1	1			
		3	1:8			_	_			_	_		Re	serv	/ed																	
		7	7:0			R	/W			RT	SA		RX 0 = 1 =	Tin SS SS	ne S Px Px	Slot port	Act t do t rec	ive: es <i>r</i> ceiv	not i es c	rece data	eive 1 in 1	dat this	a in time	this e slo	s tim ot.	ne s	lot.					

Table 130: SSRSA_x Bit Definitions



4.5.11 SSP Time Slot Status Registers (SSTSS_x)

Only when in network mode (SSCR0_x[MOD] set, see Table 121) are the SSPx Port Time Slot Status registers (SSTSS_1, SSTSS_2, SSTSS_3 and SSTSS_4) read-only and identifies the time slot in which the SSPx port is operating.

Write 0b0 to reserved bits; reads from reserved bits are undetermined.

Table 131: SSTSS Bit Definitions

User Settings		0 0 0 0	Ph x47 x47 x47 x41	ysi 100 170 190 1A0	cal _0(_0(_0(_0(Ad 038 038 038 038	Idre (S (S (S (S	ess SP1 SP2 SP3 SP4) 2) 3) 4)					S S S S	ST ST ST	SS_ SS_ SS_ SS_	_1 _2 _3 _4									SS	Px					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NMBSY		I	I	1		1	I	1	I	I	1	1	R	es	erve	ed	1	I	1	1	1		I	1	1	I		I	-	rss	5
Reset	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0
		Bi	its			Acc	es	5		Na	me										De	scr	ipt	ion				-				
		3	31			l	R			NM	BS`	(Ne 0 = 1 =	two SS SS	rk I Px Px	Vod por por	e Bu t is i t is i	usy: n no n no	etwo	ork ork	moo moo	de a de a	nd i nd i	<i>no</i> f a fra	ram ame	ne is e is d	cur	ren	tly a y ac	activ ctive	e.	
		3(0:3			_				_			Re	serv	/ed																	
		2	2:0				R			T	SS		Tin Val syr inte beg	ne S lue i nchr erna ginn	lot ndi oni I b ing	Sta icate zatio us c and	tus: es w on b lock d en	hich etw doi d of	n tim reen maii f the	ne s n the n, th e cu	slot i e SS ne T rrer	s cu SPx SS itly a	urre por vali activ	ntly t's S ue b ve ti	act SSF beco me	ive. SC ome slot	Beo LKx s st	caus doi able	se o maii e be	f n ar twe	nd a en 1	n the

4.5.11.1 Network Mode Busy (NMBSY)

The NMBSY bit shows when the SSPx port is within a frame only when in network mode (SSCR0_x[MOD] set, see Table 121). NMBSY can be used by software to determine when a clean shutdown of the SSPx port can be initiated. Software should:

- 1. Determine that the TXFIFO is either empty or is emptied at the end of the next frame.
- 2. Deactivate the TXFIFO DMA service requests.
- 3. Clear SSCR0x[MOD] (to exit network mode, see Table 121).
- 4. Then poll NMBSY until it is cleared before disabling the SSPx port by clearing SSCR0_x[SSE].

When the SSPx port is a master of the frame signal (SSCR1_x[SFRMDIR] set), NMBSY is set as long as the port remains in network mode. When the SSPx port is a slave of the frame signal, NMBSY bit is cleared if the current frame (number of bits per sample * number of time slots per frame) has not expired since the last SSPSFRMx interface signal (in/out) was asserted.

4.5.11.2 Time Slot Status (TSS)

The three-bit TSS bit-field value identifies the time slot in which the SSPx port is operating. Due to synchronization between the SSPSCLKx domain and an internal bus clock domain, the TSS value

Copyright © 2009 Marvell

becomes stable approximately two internal bus clock cycles after the beginning of the associated time slot. The TSS value is not valid if NMBSY is cleared.

4.5.12 SSP Audio Clock Divider Registers (SSACD_x)

The Read-Write SSPx Port Audio Clock Divider registers (SSACD_1, SSACD_2, SSACD_3, and SSACD_4) select which clock frequency is sent to the SSPx port and to the SYSCLKx interface signal (output) when SSCR0_x[ACS] (see Table 121) is set. If SSCR0_x[SCR] is not 0x000, there is no guaranteed phase relationship between the SSPSYSCLKx and SSPSCLKx interface signals (outputs).

The frequency of the SSPSYSCLKx interface signal (output, internally called SYSCLK in Figure 52) is calculated by dividing the chosen PLL output clock frequency, selected by the 3-bit ACPS field, by the chosen divider (three-bit ACDS field). The frequency of internal SYSCLKx is then divided by 8, 4, or 1, depending on the SCDX8 and SCDB bits, to give the frequency (if SSCR0_x[SCR] = 0x000, see Table 121) of the SSPSCLKx interface signal (output).

The frequency of the SSPSCLKx interface signal is divided by the data size (SSCR0_x[EDSS] and SSCR0_x[DSS]) and by the number of network mode (if selected) time slots (SSCR0_x[FRDC] value), if any, to give the frequency of the SSPSFRMx interface signal (output). This register should only be programmed when SSP is not enabled. See Figure 52 for an illustration of how the internal audio clock is generated.

Write 0b0 to reserved bits; reads from reserved bits are undetermined.



Table 132: SSACD_x Bit Definitions



Table 132: SSACD_x Bit Definitions (Continued)

		0 0 0 0	Ph x41 x41 x41 x41 x41	ysi 00 70 90 A0	ca _0 _0 _0 _0	al A 03C 03C 03C 03C	ddr (S (S (S (S (S	ess SP SP SP SP	5 1) 2) 3) 4)					S S S S	SA SA SA SA		_1 _2 _3 _4	2 3										SS	Px						
User Settings																																			
Bit	31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	5 1	5	14	13	12	2	11	10	9	8	7	6	5	4	3	2		1	0
											Re	ese	erve	ed													SCDX8	A	CP	S	SCDB		٩C	D	3
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	•	?	?	?	?		?	?	?	?	0	0	0	0	0	0		0	0
		Bi	ts			Aco	ces	s		Na	me												De	scr	ipt	ion									
		6	:4			R	:/W			AC	PS		Au Val Clo	dio ue ock	Clo ind Un	ock icat it:	PL es	L S wł	Sele nich	ect: PL	.L c	bu	itpu	ıt cl	lock	is s	sent	to t	he d	cloc	k di	vid	ər	in t	he
													AC	PS	Va	lue	F	۲L	_ 0	ιtpι	ut F	Fr	equ	ien	су										
													000	C			5	5.62	22 I	ИH:	z														
													00 [.]	1			1	1.3	345	MF	Ηz														
													010	C			1	2.2	235	Mŀ	Ηz														
													011				1	4.8	857	Mł	Ηz														
													10)			3	32.8	842	Mł	Ηz														
													10 [.]	1			4	8.0	000	Mł	Ηz														
													110)			C	Det	erm	ine	ed k	зу	/ Aι	idic	o Cl	ock	Dit	her	Divi	der	Re	gist	er	va	lue
											111 Reserved Note: Do NOT program Reserved values otherw SSP behavior could be undetermined.												se	th	е										
			3			R	:/W			SC	DB		SY 0 = 1 =	SC SY ge SY	LK /S(ene /S(Div CLK rate CLK	ide is in is	er E div ter no	Byp vide nal ot di	ass d b auc vide	: by 4 dio ed.	і (с	(if S loc	SCE k.	DX8	=0)	or 8	3 (if	SCI	DX8	3=1)	to			

			Ph 0x4 0x4 0x4 0x4	ys 100 170 190 1A0	ic)_)_)_)_	al / 003 003 003 003	Ad C C C	dre (S (S (S (S	SP SP SP SP SP	s 2) 2) 3) 24)				_	S S S	S S S	ACD ACD ACD ACD	_1 _2 _3 _4				_				_	SS	Px					
User Settings																																	
Bit	31	3	0 29	28	2	27 2	6	25	24	1 23	22	21	20	19	18	1	17 16	15	•	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
												R	es	erve	ed											SCDX8	A	СР	S	SCDB	A	CD	S
Reset	?	•	? ?	?		?	?	?	?	?	?	?	?	?	?		??	?		??	?	?	?	?	?	0	0	0	0	0	0	0	0
			Bits			Α	cc	es	5		Na	me										De	esc	ript	ion								
			2:0				R/	/W			AC	DS		Au Va the	dio lue inte	C in eı	Clock E Idicate rnal S	Divio es w YS(de vh Cl	er Sele nich div LK and	ect: vide d S	er w SP\$	/ill b SYS	e us CLI	sed <x o<="" th=""><th>by tl utpu</th><th>ne c ut si</th><th>clocl gna</th><th>k un I:</th><th>nit to</th><th>ge</th><th>nera</th><th>ate</th></x>	by tl utpu	ne c ut si	clocl gna	k un I:	nit to	ge	nera	ate
														AC	DS	١	/alue	Clo	00	ck Divi	ider	Va	lue										
														00	0			1															
														00	1			2															
														01	0			4															
														01	1			8															
														10	0			16															
														10	1			32															
												110 Reserved NOTE: Do NOT program Reserved values otherwice SSP behavior could be undetermined.										erw	ise	the									
														111				Re NC	es D	served TE: Do SS	o Ne SP I	OT oeh	prog	gran or co	n Re ould	eser be i	ved und	val eter	ues min	oth ied.	erw	ise	the

Table 132: SSACD_x Bit Definitions (Continued)

4.5.12.1 SYSCLK Divided By 8 (SCDX8)

If SCDX8 and SSCR0_x[ACS] (see Table 121) are both set, and SCDB is cleared, the internal SYSCLK is divided by 8 to generate the internal audio clock. If SCDX8 and SCDB are both cleared and SSCR0_x[ACS] is set, the internal SYSCLK is divided by 4 to generate the internal audio clock. If SSCR0_x[ACS] is cleared, the setting of SCDX8 has no effect (see Equation 2). If SSCR0_x[SRC] = 0x000 and the clock source select multiplexer (see top-right portion of Figure 52) is selected to by-pass the audio clock, the audio clock drives the SSPSCLKx interface signal (output).

4.5.12.2 Audio Clock PLL Select (ACPS)

The three-bit ACPS value usually selects (see Table 134) which PLL output frequency is sent to the audio-clock divider (called "divider" in Figure 52). However, when ACPS is set to 0b110, the output of the dithering frequency divider is sent to the divider. The output frequency of the dithering frequency divider is controlled by the values of the Audio-Clock Dither Divider register (see Section 4.5.13).



4.5.12.3 SYSCLK DIVIDER BYPASS (SCDB)

If SCDB and SSCR0_x[ACS] (see Table 121) are both set, the internal SYSCLK is not divided by 4 or 8; rather, SYSCLK is sent directly to the clock source select multiplexer (see top-right portion of Figure 52). If SCDB and SCDX8 are both cleared, and SSCR0_x[ACS] is set, SYSCLK is divided by 4 to generate the internal audio clock. If SSCR0[ACS] is cleared, SCDB has no effect. If SSCR0_x[SRC] = 0x000 and the clock source select multiplexer (see top-right portion of Figure 52) is selected to pass the audio clock, the audio clock drives the SSPSCLKx interface signal (output).

4.5.12.4 Audio Clock Divider Select (ACDS)

The three-bit ACDS value indicates which divisor is used by the divider to generate the internal SYSCLK (see Table 133). SYSCLK is sent to the clock source select multiplexer (see top-right portion of Figure 52) and the SSPSCLK divider, and SYSCLK becomes the SSPSCLKx interface signal (output).



Note

When the processor is run in the Ring Oscillator mode, the 624 MHz oscillator is disabled and therefore the SSCR0_x[ACS] must be 0b0 because the proper audio clock frequencies cannot be produced.



Note

In Figure 52, the 52MM multiplexer exists only in the PXA31x processor. In the PXA30x processor, 13 MHz clock is fed to the clock selection mux on left side of the figure.

Some combinations of ACPS and ACDS are not valid (see Table 133).

PLL Output	ACPS	Audio Cloc	k Divider Se	elect (ACDS) Value		
Frequency	value	1	2	4	8	16	32
5.622 MHz	000	5.622 MHz	2.811 MHz	1.405 MHz	702.7 kHz	3.514 kHz	175.7 kHz
11.345 MHz	001	11.345 MHz	5.673 MHz	2.836 MHz	1.418 MHz	709.1 kHz	354.5 kHz
12.235 MHz	010	12.235 MHz	6.118 MHz	3.059 MHz	1.529 MHz	764.7 kHz	382.4 kHz
14.857 MHz	011	14.857 MHz	7.429 MHz	3.714 MHz	1.857 MHz	928.6 kHz	464.3 kHz
32.842 MHz	100	not valid	16.421 MHz	8.211 MHz	4.105 MHz	2.053 MHz	1.026 MHz
48.00 MHz	101	not valid	not valid	12.00 MHz	6.000 MHz	3.000 MHz	1.500 MHz

Table 133: SYSCLK Output Frequency Selection

Table 134 shows recommended ACPS and ACDS values to approximate standard frame frequencies for a selected combination of bit sizes and time slots. Use the formulas in Equation 2 to calculate other combinations (use the second formula if SYSCLK (SSPSYSCLKx) is to be 4x or 8x SSPSCLKx):

Equation 2: Standard Frame Frequency Calculation

TimeSlots × BitsPerSample × Stan dardFrequency = SSPSCLKFrequency SSPSCLKFrequency × (4 or 8) = SYSCLKFrequency Choose ACPS and ACDS values to approximate the frequency of SYSCLK

Table 134: PLL Output Frequency and Divider Selection (Examples for Selected Time Slots and Data Sizes)

PLL	ACPS	S				Divid	er Va	lue (A	CDS	Cho	ice)				Actual	Closest
Frequency	value	D B	# of For	Time 8 bit	e Slot s/sam	s nple	# of For bits	f Time 16 s/sam	e Slot ple	s	# of For bits	Time 32 /sam	e Slo ple	ts	Frequency	for SSPSFRM Frequency
			1	2	4	8	1	2	4	8	1	2	4	8		
12.235 MHz	010	0	8	4	2	1	4	2	1	-	2	1	-	_	47.79 kHz	48.00 kHz
11.345 MHz	001	0	8	4	2	1	4	2	1	-	2	1	-	_	44.32 kHz	44.10 kHz
5.622 MHz	000	0	8	4	2	1	4	2	1	-	2	1	-	_	21.96 kHz	22.05 kHz
32.842 MHz	100	0	_	32	16	8	32	16	8	4	16	8	4	2	16.04 kHz	16.00 kHz
5.622 MHz	000	0	16	8	4	2	8	4	2	1	42	2	1	_	10.98 kHz	11.025kHz
11.345 MHz	001	0	_	_	-	_	_	_	_	-	_	_	_	1	11.08 kHz	11.025 kHz
32.842 MHz	100	0	_	_	32	16	_	32	16	8	32	16	8	4	8.02 kHz	8.00 kHz
12.235 MHz	010	1	_	_	-	_	_	_	_	2	_	_	2	1	47.79 kHz	48.00 kHz
11.345 MHz	001	1	_	_	_	_	_	_	_	2	_	_	2	1	44.32 kHz	44.10 kHz
5.622 MHz	000	1	_	_	-	_	_	-	_	2	_	_	2	1	21.96 kHz	22.05 kHz



Figure 52: Audio Clock Selection



4.5.13 SSP Audio Clock Dither Divider Registers (SSACDD_x)

The Read-Write SSPx Port Audio-Clock Dither Divider registers (SSACDD_1, SSACDD_2, SSACDD_3 and SSACDD_4) determine the output frequency of the dithering- frequency divider (see Figure 52). When SSCR0_x[ACS] is set (see Table 121) and SSACD_x[ACPS] = 0b110 (see Table 132), the output of the dithering-frequency divider is selected as the input to audio-clock divider (called "divider" in Figure 52) to generate the frequencies of the internal SYSCLK and the SSPSCLKx interface signal (output). The SSACDD register contains a 15-bit numerator field (NUM) and a 12-bit denominator field (DEN) that are used to generate the dithered audio clock frequency according to the formula in Equation 3.

Equation 3: Formula to Generate Dithered Audio Clock Frequency

624 MHz x ((DEN/NUM)/2) = Dithered Audio Frequency

Write 0b0 to reserved bits; Reads from reserved bits are undetermined. The 624 MHz System PLL clock only runs in S0/D0/C0 mode.

Table 135: SSACDD_x Bit Definitions



4.5.13.1 Numerator (NUM)

The 15-bit numerator (NUM) field should be programmed only with the values shown in Table 136.

4.5.13.2 Denominator (DEN)

The 12-bit denominator (DEN) field should be programmed only with the values shown in Table 136.

4.5.13.3 Audio SSP Clock Generation

The audio SSP supports I^2S CODEC protocol. There are six supported audio frequencies for this protocol that are described in Table 136.



Note

When the processor is run in the S0/D0CS/C0 the 624 MHz oscillator is disabled and therefore the SSCR0_x[ACS] must be 0b0 because the proper audio clock frequencies cannot be produced.





Note

OS vendors specify an I²S frame rate tolerance of +/- 5% from the I²S standard to assure a good audio experience for listeners. The "Audio Clocks Frequency Deviation from Spec" column in Table 136 is within of this +/- 5% tolerance.

Table 136: SSP I²S Audio Frequencies

Audio F Spec	requenc	ies		Fractio Divider Progran	nal nming	
Sync clock [kHz]	Bit clock [MHz] [Sync clock * 64]	Sys clock [MHz] [Bit Clock * 4] SCDx8=0	Sys clock [MHz] [Bit Clock * 8] SCDx8=1	N (Numerator)	M (Denominator)	Audio Clocks Frequency Deviation from Spec
48	3.072	12.288	24.576	1625	64	0%
44.1	2.822	11.2896	22.5792	1769	64	0.017%
16	1.024	4.096	8.192	4875	64	0%



Note

An I²S frame is composed of 32-bits right channel (16-bits data followed by 16-bits zeroes) plus 32-bits left channel (16-bits data followed by 16-bits zeroes. The bit clock is Sync clock * 64 bits. The Sys Clock is bit clock * 4 (when SCDx8=0). For example, for 48 kHz sync clock, bit clock is 3.072 MHz, sys clock is 12.288 MHz.

5 AC '97 Controller Unit

This chapter describes the Audio CODEC '97 (AC '97) controller included in the PXA3xx Processor Family. The PXA32x processor, PXA31x processor, and PXA30x processor are referred to as simply "the processor" in this volume when no differentiation is needed.

5.1 Overview

The AC '97 controller supports the Audio CODEC '97 Component Specification¹, Revision 2.3, features listed in Section 5.2. The AC-link is a synchronous, fixed-rate serial bus interface to the digital AC '97 controller for transferring digital audio, modem, microphone input (MIC-in), CODEC register control, and status information.

The AC '97 CODEC sends the digitized audio samples to the AC '97 controller, which stores them in memory. For playback or synthesized audio production, the PXA3xx Processor Family retrieves stored audio samples and sends them to the CODEC through the AC-link. The external digital-to-analog converter (DAC) in the CODEC then converts the audio sample to an analog audio waveform.

This chapter describes the programming model for the AC '97 controller. The information in this chapter requires an understanding of the AC '97 specification, Revision 2.3.

There are no differences in AC '97 controller functionality among the PXA3xx Processor Family components.

5.2 Features

The AC '97 controller supports the following AC '97 features:

- Independent channels for stereo pulse code modulated (PCM) In, stereo PCM Out, surround PCM Out, center/LFE PCM Out, MODEM Out, MODEM-In and mono Mic-In All channels support only 16-bit samples in hardware. Samples less than 16 bits are supported through software. All PCM samples are paired together when written to or read from registers or FIFOs and the pairs are treated like 32-bit values.
- Multiple sample rate AC '97 2.3 CODECs (48 kHz and below). The AC '97 controller depends on the CODEC to control the varying rate.
- Read/write access to AC '97 registers
- Supports one primary CODEC and one secondary CODEC.
- Optional AC97_SYSCLK output (support for CODECs without oscillators or crystals)

The AC '97 controller does not support the following optional AC '97 Rev 2.3 features:

- Optional double-rate sampling (n+1 sample for PCM L, R)
- 18- and 20-bit sample lengths.

5.3 Signal Descriptions

The AC '97 signals form the AC-link, which is a point-to-point synchronous serial interconnect that supports full-duplex data transfers. All digital-audio streams, modem-line CODEC streams, and

1. The AC '97 specification is available from Intel at http://www.intel.com/support/motherboards/desktop/sb/cs-025406.htm

Copyright © 2009 Marvell



command/status information are communicated over the AC-link. The AC-link uses the multi-function pins (MFPs). Software must reconfigure the MFPs to use them as the AC-link. The AC-link pins are listed and described in Table 137.

Name	Туре	Description
AC97_nACRESET	Output	Asynchronous, active-low CODEC reset. The CODEC registers are reset when AC97_nACRESET is asserted.
AC97_BITCLK	Input	12.288 MHz bit-rate clock
AC97_SYNC	Output	48-kHz frame indicator and synchronizer
AC97_SDATA_OUT	Output	Serial audio output data to CODEC, for digital-to-analog conversion
AC97_SDATA_IN0	Input	Serial audio input data, from primary CODEC
AC97_SDATA_IN1	Input	Serial audio input data, from secondary CODEC 01
AC97_SYSCLK	Output	Optional clock output (nominally 24.576 MHz)

Table 137: External Interface to CODECs

5.4 Operation

Access to the AC '97 controller unit is through either programmed I/O (PIO) or the DMA controller. The processor use programmed I/O instructions to access the AC '97 controller unit. The four types of registers can be accessed by the processor:

- AC '97 controller unit registers: Accessible at 32-bit boundaries and are listed in Section 5.5.
- CODEC registers: An audio or modem CODEC can contain up to sixty-four 16-bit registers. A CODEC uses a 16-bit address boundary for registers. The ACUNIT supplies access to the CODEC registers by mapping them to its 32-bit address domain boundary. Section 5.5.24 describes the mapping from the 32-bit to 16-bit boundary. A Write or Read operation targeting these registers is sent across the AC-link.
- Modem CODEC GPIO register: If the ACUNIT is connected to a modem CODEC, the CODEC GPIO register can also be accessed. The CODEC GPIO register has an access address of 0x0054 within the CODEC domain. While the GPIO Write operation goes across the AC-link, a Read does not. The register contents are updated continuously into a register in the controller domain whenever a frame is received from the CODEC. So, when the processor tries to read the CODEC GPIO register, this shadow register is read instead.
- AC '97 controller unit FIFO data: AC: The ACUNIT has four Transmit FIFOs and three Receive FIFOs. The four Transmit FIFOs are comprised of one for PCM-out, one for PCM-surround-out, one for PCM-LFE/center-out and one for modem-out. The three Receive FIFOs are comprised of one for PCM-in, one for modem-in, and one for Mic-in. The Transmit FIFOs are written by writing to one of the following: PCM Data register (PCDR), PCM Surround Data register (PCSDR), PCM Center/LFE Data register (PCCLDR) or the Modem Data register (MODR). A Write to any register updates a Transmit FIFO entry, which is pointed to by the respective Write pointer. Receive FIFO entries are read by reading the PCDR, the MODR or the MCDR registers. A Read returns data from the Receive FIFO based on the Read pointer.

DMA controller accesses are made through the AC '97 controller unit FIFO data registers as explained in the previous paragraph. The DMA controller accesses FIFO data in 32-bit aligned blocks of 32 bytes. DMA responds to the ACUNIT DMA requests when not disabled.

Programmed I/O (PIO) access requirements of the FIFOs are the same as for DMA. PIO uses the same data register and requires a 32-bit-aligned data block of 32 bytes. PIO responds to ACUNIT interrupt requests when they are enabled.

DMA requests or PIO interrupts are made for the following conditions. Do not set up a FIFO in the ACUNIT for both DMA and PIO access.

- PCM FIFO service requests (transmit and receive) are made when the PCM transmit and Receive FIFOs are half full.
- Modem FIFO service requests (transmit and receive) are made when the modem transmit and Receive FIFOs are half full.
- Mic-in FIFO service requests (receive) are made when the Mic-in Receive FIFO is half full.
- PCM surround FIFO service requests (transmit) are made when the PCM surround Transmit FIFO is half full.
- PCM center/LFE FIFO service requests (transmit) are made when the PCM center/LFE Transmit FIFO is half full.

The unit signals an end-of-chain interrupt when the DMA signals an end of chain (EOC) and data is present in a Receive FIFO. Read the remaining data out of the FIFOs and then write to the appropriate status register (Table 151, PCMISR Bit Definitions, on page 374, Table 154, MCSR Bit Definitions, on page 377 or Table 156, MISR Bit Definitions, on page 380) to clear the interrupt.

5.4.1 Initialization

The AC '97 CODEC and ACUNIT circuitry are reset on power-up with the AC97 nACRESET signal, which remains asserted (low) until either the audio or modem driver sets the Global Control register (GCR) bit cold reset# (GCR[nCRST]).

The following procedure describes the required steps to initialize the ACUNIT.

- 1. Program the MFPRx registers to assign the correct alternate functions for the various ACUNIT ports. Refer to Section 5.3 for details.
- Enable either DMA requests in the GCR or PIO interrupts in their respective Control registers. 2. The FIFO service requests do not support programmable FIFO thresholds.
- De-assert AC97_nACRESET by setting register bit GCR[nCRST]. De-asserting 3. AC97_nACRESET has these effects:
 - a) All registers (AC '97 controller and CODEC) are placed in their reset state.
 - b) Frames filled with zeroes are transmitted because the Transmit FIFO is still empty. However, this situation does not cause an error condition because nothing is tagged as valid.
 - c) The ACUNIT does not record any data until it receives a CODEC-ready indication from the CODEC, and the CODEC tags an input frame (and slot) as valid.
- 4. Enable primary-ready interrupt-enable (GCR[PRDY IE]) or secondary-ready interrupt-enable (GCR[S1RDY IE]). Software can also poll the primary-CODEC-ready and secondary-CODEC-bits (GSRIPCRDY] and GSRIS1CRDY], respectively),
- Software responds to primary/secondary-ready interrupts by triggering the DMA or programmed IO operation. The ACUNIT triggers a PCM-out FIFO service request. DMA or programmed IO responds by filling up the Transmit FIFOs.
- The ACUNIT continues to transmit zeroes until the Transmit FIFO is half full. Once half full, valid 6. FIFO data is sent across the AC-link.





Note

When AC97_nACRESET is de-asserted, a read of the CODEC Mixer register 0x00 returns the type of hardware that resides in the CODEC. If the CODEC is not present or if AC '97 is not supported, the ACUNIT does not set the CODEC-ready bit, GCR[PCRDY] for the primary CODEC or GCR[S1CRDY] for the secondary CODEC.

5.4.2 Trailing Bytes and Clean Shutdown

Transmit trailing bytes: The AC '97 controller does not support trailing bytes. Transmit buffers must be a multiple of 32 bytes. Software must satisfy this condition or remaining data in a Transmit FIFO is never transmitted. Software must pad a Transmit buffer with zeros if its size is less than a multiple of 32 bytes.

Receive trailing bytes: The ACUNIT stops recording data for that CODEC when the CODEC stops transmitting valid data (as defined by valid tag bits). The ACUNIT holds the trailing bytes in the Receive FIFO if the data is not a multiple of 32 bytes. ACUNIT does not make a FIFO service request for these trailing bytes. These bytes can be discarded by software initiating a clean shutdown (by setting GCR[ACOFF]).

Clean shutdown: Setting GCR[ACOFF] shuts down the ACUNIT. The ACUNIT de-asserts any active Transmit and Receive FIFO service request (DMA or programmed IO interrupt) and stops transmitting and receiving data. The ACUNIT then discards any remaining data in the TX and RX FIFOs and drives AC97_SYNC and AC97_SDATA_OUT to a logic level low. When all FIFOs are empty and the sync and sdata_out are pulled low, the ACUNIT sets GSR[ACOFFD] to indicate a complete clean shutdown.

Software can detect if the clean shutdown has finished by reading GSR[ACOFFD]. Clearing GCR[nCRST] causes an immediate shutdown of the AC-link and reset of the ACUNIT circuitry. The GCR[nCRST] bit supersedes GCR[ACOFF] and therefore prevents a clean shutdown if set during or before the shutdown sequence.

5.4.3 Operational Flow for Accessing CODEC Registers

Software accesses the CODEC registers by translating a 7-bit CODEC address to a 32-bit processor address. Refer to Section 5.5.24 for details regarding the address translation. There is no need to go external on the AC-link if the access is a Read to the Modem GPIO Pin Status register at offset 0x54 because the ACUNIT captures GPIO status from Slot 12 every frame and stores the data in a local register. Therefore, a read of this address returns valid data, and there is no need to do anything else. Use the following procedure for all other access:

- Software must first lock the AC-link by reading the CODEC Access register (CAR). The AC-link
 is free if CAR[CAIP] (CODEC access in progress) is clear. Refer to Table 149 for details.
- The read access to CAR automatically sets CAR[CAIP]. The ACUNIT clears CAIP after the CODEC-Write or CODEC-Read command is sent out on the AC-link. Software can also clear CAR[CAIP] by writing 0b0 to it.
- After locking the AC-link, software can either write or read a CODEC register using the appropriate processor physical address.
- The ACUNIT sets GSR[CDONE] after the completion of a CODEC Write operation. Refer to Table 148 for details. Software clears this bit by writing a 0b1 to the CDONE bit location.
- Software can read a CODEC register by using these steps:
 - a) Software first issues a "dummy" Read to the CODEC register. The ACUNIT responds to this Read operation with invalid data. The ACUNIT then initiates the read access across the AC-link.

- b) The ACUNIT sets GSR[SDONE] when the CODEC Read operation completes. Refer to Table 148 for details. Software clears this bit by writing 0b1 to GSR[SDONE].
- c) Software now repeats the Read operation as in Step 1. The ACUNIT now returns the data sent by the CODEC. The second Read operation also initiates a read access across the AC-link.
- d) The ACUNIT times out the Read operation if the CODEC fails to respond in four AC97_SYNC frames. In this situation, the second Read operation returns a timed-out data value of 0x0000_FFFF.

5.4.4 Clocks and Sampling Frequencies

By default, the ACUNIT transmits and receives data at a sampling frequency of 48 kHz. It can, however, sample data at frequencies of less than 48 kHz if the CODEC supports "on-demand" slot requests. The CODEC in this instance executes a certain algorithm and informs the controller not to transmit valid data in certain frames. For example, if the controller sends out 480 frames, and the CODEC instructs the controller to send valid data in 441 of those 480 frames, the CODEC would have in effect sampled data at 44.1 kHz. When the CODEC transmits data (controller-receive mode), it can use the same algorithm to transmit valid frames with some empty frames mixed in between the valid frames.

All data transfers across the AC-link are synchronized to the rising edge of the AC97_SYNC signal. The ACUNIT divides the AC97_BITCLK by 256 to generate the AC97_SYNC. This calculation yields a 48-kHz AC97_SYNC signal whose period defines a frame. Data is transitioned on the AC-link on every rising edge of AC97_BITCLK, and subsequently sampled on the receiving side of AC-link on each immediately following falling edge of AC97_BITCLK. See Figure 56 and Figure 57 for timing diagrams.

An optional clock output is available via the AC97_SYSCLK signal for CODECs that lack oscillators or crystals. Out of reset, this operates at 24.576 MHz. This frequency can be modified by altering the value of the AC97_DIV register in the BCCU. Refer to the Slave Clock Control Unit chapter in the *PXA 3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for information related to this register. To configure AC97_SYSCLK to operate at 13 MHz, configure AC97_DIV[NUMERATOR] to be 0x0300 and AC97_DIV[DENOMINATOR] to be 0x020.

5.4.5 FIFOs

The AC '97 controller unit has seven FIFOs:

- PCM Transmit FIFO, with sixteen 32-bit entries
- PCM Receive FIFO, with sixteen 32-bit entries
- Modem Transmit FIFO, with sixteen 16-bit entries
- Modem Receive FIFO, with sixteen 16-bit entries
- Mic-in Receive FIFO, with sixteen 16-bit entries
- PCM surround Transmit FIFO, with sixteen 32-bit entries
- PCM center/LFE Transmit FIFO, with sixteen 32-bit entries

A Receive FIFO triggers a FIFO service request when the FIFO has eight or more entries. A Transmit FIFO triggers a FIFO service request when it holds less than eight entries. A Transmit FIFO must be half-full, that is, filled with eight entries before any data is transmitted across the AC-link.

5.4.5.1 Transmit FIFO Errors

Channel-specific status bits are updated during transmit-underrun or transmit-overrun conditions, and if enabled, these bits trigger interrupts. Refer to Table 150 and Table 155 for details regarding the status bits.

If a transmit-underrun occurs, the last valid sample is sent out continuously across the AC-link and pointers do not increment. Transmit-underrun occurs under these conditions:

Copyright © 2009 Marvell



- Valid transmit data is still available in memory, but PIO or DMA starves the Transmit FIFO as it is busy servicing other higher priority peripherals.
- PIO or DMA has transferred all valid data from memory to the Transmit FIFO. This task prompts for the last valid sample to be repeated across the AC-link until the ACUNIT is turned off by asserting AC97_nACRESET.

If a transmit-overrun occurs, the data in the Transmit FIFO is overwritten and pointers do not increment. Transmit-overrun occurs when PIO tries to update a Transmit FIFO when it is already full, resulting in data loss. Software must re-align the data buffer to be a multiple of the request size, clear the error, and then wait for a FIFO service request before attempting to write the FIFO again.

5.4.5.2 Receive FIFO Errors

Channel-specific status bits are updated during receive overrun conditions, and if enabled, these bits can trigger interrupts. Refer to Table 151, Table 154 and Table 156 for details regarding the status bits.

If a receive-overrun occurs, the incoming data from the AC-link is not written into the FIFO (data is lost) and pointers do not increment. Receive underruns occur when DMA does not have sufficient priority to handle the bandwidth and latency requirements for AC97.

If a receive-underrun occurs, invalid data is read and pointers do not increment. This situation occurs only if PIO tries to read the Receive FIFO when it is empty.

5.4.5.3 FIFO And Register Interaction

Three types of FIFOs are in the processor AC '97 controller:

- 32-bit sample size receive and Transmit FIFO
- 16-bit sample size receive and Transmit FIFO
- 16-bit sample size receive-only FIFO

While the operation of each type is similar, there are some differences in how the data is passed between the transmit/Receive FIFOs and the data register. All AC '97 data samples are 16-bits in length, and the data registers within the AC '97 controller contain either 16 bits or 32 bits of valid data.

For data registers that contain two samples, the FIFOs are 32 bits wide and all 32 bits are written to or read from whenever the data register is accessed. Refer to Table 53 for a conceptual diagram of this operation. These registers are PCDR, PCCLDR and PCSDR.



Figure 53: 32-Bit Sample Size Transmit and Receive FIFO Operation

The MODEM data register (Table 161) contains only a single sample. The Receive and Transmit FIFOs are 16 bits wide and only 16 bits are written to or read from whenever the data register is accessed. The upper 16 bits of the data register are not used when either reading or writing the FIFOs. Refer to Table 54 for a conceptual diagram of this operation.







The Mic-In data register (Table 161) contains only a single sample. The Receive FIFO is 16 bits wide and only 16 bit samples are written to the data register. The upper 16 bits of the data register are not used when either reading the FIFO. Refer to Figure 55 for a conceptual diagram of this operation.





5.4.6 Interrupts

Table 138 show the status bits that, if enabled, interrupt the processor.

Table 138: Interrupts

Interrupt	Description
Mic-in FIFO error	Mic-in Receive FIFO overrun or underrun error
Modem-in FIFO error	Modem Receive FIFO overrun or underrun error
PCM-in FIFO error	Audio Receive FIFO overrun or underrun error
Modem-out FIFO error	Modem Transmit FIFO overrun or underrun error
PCM-out FIFO error	Audio Transmit FIFO overrun or underrun error
PCM-Surround-out FIFO error	Surround Transmit FIFO overrun or underrun error
PCM-Center/LFE FIFO error	Center/LFE Transmit FIFO overrun or underrun error
Mic-in FIFO Service Request	Mic-in Receive FIFO contains more than 16 bytes
Modem-in FIFO Service Request	Modem Receive FIFO contains more than 16 bytes
PCM-in FIFO Service Request	Audio Receive FIFO contains more than 32 bytes
Modem-out FIFO Service Request	Modem Transmit FIFO contains less than 16 bytes
PCM-out FIFO Service Request	Audio Transmit FIFO contains less than 32 bytes
PCM-Surround-out FIFO Service Request	Surround Transmit FIFO contains less than 32 bytes
PCM-Center/LFE FIFO Service Request	Center/LFE Transmit FIFO contains less than 32 bytes
Modem CODEC GPIO Status Change Interrupt	Interrupts the CPU if bit0 of slot12 is set; indicates that one of the bits in the modem CODEC GPIO register changed.
Primary CODEC Resume Interrupt	A Status register bit is set once the primary CODEC resumes from a lower power mode. This bit is cleared by software writing 0b1 to it.
Secondary ID 01 CODEC Resume Interrupt	A Status register bit is set once the secondary CODEC resumes from a lower power mode. This bit is cleared by software writing 0b1 to it.
CODEC Command Done Interrupt	Interrupts the CPU when a CODEC register command has completed. This bit is cleared by software writing 0b1 to it.
CODEC Status Done Interrupt	Interrupts the CPU when a CODEC register status address and data reception has completed. This bit is cleared by software writing 0b1 to it.



Table 138: Interrupts (Continued)

Interrupt	Description								
Primary CODEC Ready Interrupt	A status register bit is set once the primary CODEC is ready. The CODEC signals the readiness by setting bit15 of slot0 on the input frame. Clear this bit by writing 0b1 to GSR[PCRDY].								
Secondary CODEC ID 01 Ready Interrupt	A status register bit is set once the secondary CODEC is ready. The code signals the readiness, by setting bit15 of slot0 on the input frame. Clear this bit by writing 0b1 to GSR[S1CRDY].								
EOC interrupt	A status bit is set when there is data in a Receive FIFO when the DMA signals an end of chain. The unit signals an end of chain interrupt when this occurs. The interrupt is cleared when software reads remaining data out of the FIFOs and Writes to the appropriate status register (refer to Section 5.4).								

5.4.7 AC-Link Low-Power Mode

Power down the AC-link prior to entering any processor Low-power mode (S0/D1/C2, S0/D2/C2, S2/D3/C4 or S3/D4/C4) to minimize power consumption and also prevent data loss in state-retaining Low-power modes.

5.4.7.1 Powering Down the AC-Link

The AC-link signals enter a low-power mode when the AC '97 CODEC Powerdown register (0x26) bit PR4 is set to a 1 (by writing 0x1000). Then, the primary CODEC drives both AC97_BITCLK and AC97_SDATA_IN to a logic low-voltage level. The sequence follows the timing diagram shown in Figure 56, "AC-Link Powerdown Timing. Refer to section 10.6.22.1 Accessing CODEC Registers and Table 42 for information on accessing the AC '97 CODEC Powerdown register.

Figure 56: AC-Link Powerdown Timing



As with all software CODEC register accesses, the ACUNIT transmits the Write to the Powerdown register (0x26) over the AC-link. Do not set up the ACUNIT to transmit data in slots other than 1 and

2 along with the Write to Powerdown register bit PR4 (data 0x1000). Once the CODEC processes the request, it immediately transitions AC97_BITCLK and AC97_SDATA_IN to a logic low level.

The ACUNIT drives AC97_SYNC and AC97_SDATA_OUT to a logic-low level after setting GCR[ACOFF]. Any data remaining in the TXFIFO or RXFIFO is discarded. The ACUNIT maintains AC97_nACRESET high while GCR[ACOFF] is set.

The following procedure describes the required steps to initiate a powerdown:

- 1. Write 0x26 to initiate powerdown.
- 2. Wait for GSR[CDONE] to be set, indicating the command has completed.
- 3. Set GCR[ACOFF] to shut off the AC-link.
- 4. Set GCR[CLKBPB] to enable the internal AC '97 clock.
- 5. Wait for GSR[ACOFFD] to be set, indicating the shutdown is complete.
- 6. Set GCR[FRCRST] to assert reset to the AC '97 controller.
- 7. Clear GCR[FRCRST] to de-assert reset to the AC '97 controller.
- 8. Clear GCR[CLKBPB] to disable the internal AC '97 clock.



Note

If a resume event occurs during this procedure, the CODEC must not be awakened until GSR[ACOFFD] is set.

5.4.8 Waking Up the AC-Link

5.4.8.1 Wakeup Triggered by CODEC

A CODEC drives its AC97_SDATA_IN to a logic-high level to wake up the AC-link (for example, in response to an event such as caller-ID or wake-on-ring operation of a MODEM). The rising edge only triggers a wakeup if that CODEC resume-enable bit is set (GCR[PRES_IE] for the primary CODEC; GCR[S1RES_IE] for the secondary CODEC). The slave power-management unit detects the AC '97 wakeup event (AC97_SDATA_IN high for more than 1 μ s) via MFPR wake-up operation. The processor then initiates either a cold- or warm-reset sequence of the CODEC. The ACUNIT uses a warm reset to wake the primary CODEC.

The CODEC detects a warm reset in the absence of AC97_BITCLK when AC97_SYNC is high for more than 1 µs. The CODEC must wait until it samples AC97_SYNC low before it can start AC97_BITCLK. The CODEC that has signaled the wakeup event must keep its AC97_SDATA_IN high until it detects the completion of warm reset, and only then transition its AC97_SDATA_IN low.

Figure 57 shows the AC-link timing for a wake-up triggered by a CODEC.



Figure 57: AC97_SDATA_IN Wake Up Signaling



Note

Refer to the *PXA3xx Processor Family Electrical, Mechanical, and Thermal Specification* for the minimum AC97_SDATA_IN wake-up pulse width.

5.4.8.2 Wake Up Triggered by AC '97 Controller

AC-link protocol provides for a "cold AC '97 reset" and a "warm AC '97 reset." A warm reset maintains the value of the AC '97 controller registers. A cold reset resets the value of the AC '97 controller registers to their reset values.

Once powered down, re-activation of the AC-link via re-assertion of the AC97_SYNC signal must not occur for a minimum of four audio-frame times following the frame in which the powerdown was triggered. When AC-link powers up, it indicates readiness via the CODEC-ready bit (Input Slot 0, Bit 15).

5.4.8.2.1 Cold AC '97 Reset

A cold reset is achieved by asserting the AC97_nACRESET pin using GCR[nCRST]. Asserting and de-asserting AC97_nACRESET activates AC97_BITCLK (if supplied by the CODEC) and AC97_SDATA_OUT. All AC '97 control registers are initialized to their default power on reset values.

If a cold reset is performed "on-the-fly" without a preceding powerdown, then these few extra steps are required to reset the internal logic of the AC '97 controller:

- 1. Clear GCR[nCRST] to initiate cold reset.
- 2. Set GCR[CLKBPB] to enable the internal AC '97 clock.
- 3. Clear GCR[CLKBPB] to disable the internal AC '97 clock.

4. Set GCR[nCRST] to de-assert the AC97_nACRESET reset signal to the CODEC. Do not perform this step until AC97_nACRESET has been asserted for at least the minimum amount of time required in the AC '97 specification.



Note

The AC-link is placed and held in cold reset automatically when the processor exits from S2/D3/C4 or S3/D4/C4 because the AC '97 controller registers are reset and GCR[nCRST] is cleared after exiting these power modes. GCR[nCRST] must be set before before attempting to use the AC-link.

5.4.8.2.2 Warm AC '97 Reset

A warm AC '97 reset re-activates the AC-link without altering the current AC '97 register values. A warm reset is initiated by writing a 0b1 to GCR[WRST], which drives AC97_SYNC high for a minimum of 1µs in the absence of AC97_BITCLK. The warm reset is not initiated if software attempts to perform a warm reset (by writing a 0b1 to GCR[WRST]) while AC97_BITCLK is running.

Within normal audio frames, AC97_SYNC is a synchronous CODEC input. But, in the absence of AC97_BITCLK, AC97_SYNC is treated as an asynchronous input used in the generation of a warm reset to the CODEC.

The CODEC must not respond with the activation of AC97_BITCLK until AC97_SYNC has been sampled low again by the CODEC, which precludes the false detection of a new audio frame.



Note

The polarity of the bitfields in GCR that initiate warm and cold resets are opposite. A warm reset is initiated simply by setting GCR[WRST]. A cold reset requires that GCR[nCRST] be cleared, a minimum reset time delay observed, and then GCR[nCRST] must be set.

5.5 Register Descriptions

All ACUNIT and CODEC registers are mapped in addresses ranging from 0x4050_0000 through 0x405F_FFFF. All ACUNIT registers are 32-bit addressable. Though a CODEC has up to sixty-four 16-bit registers that are 16-bit addressable, they are accessed via a 32-bit address map and translated to 16-bit for the CODEC.

The processor can access these registers:

- Global registers: The ACUNIT has three global registers: Status, Control, and CODEC access registers that are common to both the audio and modem domains
- Channel-Specific Audio registers: ACUNIT registers refer to PCM-out, PCM-in, PCM-surround-out, PCM-Center/LFE and Mic-in channels
- Channel-Specific Modem registers: ACUNIT registers refer to modem-out and modem-in channels
- Audio CODEC registers: CODEC registers for the primary and secondary audio CODEC
- Modem CODEC registers: CODEC registers for the primary and secondary modem CODEC

The processor and the DMA controller can access the channel-specific data registers. These registers are for FIFO accesses with one each for the PCM, MODEM, and Mic-in FIFOs. A write access to one of these registers updates the written data in the corresponding Transmit FIFO. A read access to one of these registers flushes out an entry from the corresponding Receive FIFO.

Copyright © 2009 Marvell





Note

Some register bits receive status from CODECs. The CODEC status sets the bit and software clears the bit (write one to clear). The status can come in at any time, even when the bit is set or in the process of a software clear. If software clears the bit during the time the CODEC status updates the bit, the CODEC status event has higher priority.

5.5.1 Register Summary

All AC'97 controller registers are word addressable (32 bits wide) and therefore increment in units of 0x0000_0004. All the registers in the CODEC are half word addressable (16 bits wide), and increment in units of 0x00002. Both of these register sets are mapped in the address range of 0x4050_0000 through 0x405F_FFF.

Physical Address	Description	Page
0x4050_0000	PCM-Out Control Register (POCR)	page 363
0x4050_0004	PCM-In Control Register (PCMICR)	page 364
0x4050_0008	Mic-In Control Register (MCCR)	page 367
0x4050_000C	Global Control Register (GCR)	page 360
0x4050_0010	PCM-Out Status Register (POSR)	page 374
0x4050_0014	PCM-In Status Register (PCMISR)	page 374
0x4050_0018	Mic-In Status Register (MCSR)	page 377
0x4050_001C	Global Status Register (GSR)	page 369
0x4050_0020	CODEC Access Register (CAR)	page 373
0x4050_0024	PCM-Surround-Out Control Register (PCSCR)	page 365
0x4050_0028	PCM Surround-Out Status Register (PCSSR)	page 376
0x4050_002C	PCM Surround Out Data Register (PCSDR)	page 381
0x4050_0030	PCM Center/LFE Control Register (PCCLCR)	page 366
0x4050_0034	PCM Center/LFE Status Register (PCCLSR)	page 377
0x4050_0038	PCM Center/LFE Data Register (PCCLDR)	page 382
0x4050_003C	reserved	
0x4050_0040	PCM Data Register (PCDR)	page 381
0x4050_0044 through 0x4050_005C	reserved	
0x4050_0060	Mic-In Data Register (MCDR)	page 382

Table 139: Register Mapping Summary

Physical Address	Description	Page
0x4050_0064 through 0x4050_00FC	reserved	
0x4050_0100	MODEM-Out Control Register (MOCR)	page 367
0x4050_0104	reserved	
0x4050_0108	MODEM-In Control Register (MICR)	page 368
0x4050_010C	reserved	
0x4050_0110	MODEM-Out Status Register (MOSR)	page 379
0x4050_0114	reserved	
0x4050_0118	MODEM-In Status Register (MISR)	page 380
0x4050_011C through 0x4050_013C	reserved	
0x4050_0140	MODEM Data Register (MODR)	page 383
0x4050_0144 through 0x4050_01FC	reserved	
(0x4050_0200 through 0x4050_02FC) with all in increments of 0x00004	Primary Audio CODEC registers	page 384
(0x4050_0300 through 0x4050_03FC) with all in increments of 0x00004	Secondary Audio CODEC ID 01 registers	page 384
(0x4050_0400 through 0x4050_04FC) with all in increments of 0x0000_0004	Primary Modem CODEC registers	page 384
(0x4050_0500 through 0x4050_05FC) with all in increments of 0x00004	Secondary Modem CODEC ID 01 registers	page 384

5.5.2 Global Control Register (GCR)

Table 140 shows the Global Control register.



Table 140: GCR Bit Definitions

	Physical Address 0x4050_000C										GCR															AC	'97						
User Settings																																	
Bit	31	30	29	28	27	26	25	24	2:	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	CLKBPB	FRCRST		res	erv	/ed	I	nDMAEN	1	rese	rve	d	U U reserved U U U U U U U U U U U U U U U U U U U									S1RDY_IE	PRDY_IE	reserved		S1RES_IE	PRES_IE	ACOFF	WRST	nCRST	GPI_IE		
Reset	0	0	?	?	?	?	?	0	?	?	?	?	0	0	?	?	?	?	?	?	?	?	0	0	?	?	0	0	0	0	0	0	
		Bi	ts		4	\cc	es	s		Na	me										De	scr	ipt	ion									
		3	31			R	/W			CLF	(BP	В	 Internal Clock Enable: 0 = Disable internal clock multiplexing in the AC97 controller. This is the normal mode of operation. 1 = Enable internal clock multiplexing in the AC97 controller. This bit should only be set when performing a power down or cold reset. See Section 5.4.7.1 for details. 															is oit et.					
		3	80			R	/W			FRC	CRS	T	 Force AC97 Controller Reset: 0 = The AC97 controller reset is not forced. 1 = The AC97 controller reset is forced to 1. This bit should only be set when performing a power down. See Section 5.4.7.1 for details. 															9					
		29	:25			-	_			-	_		res	erv	ed																		
		2	24			R	/W			nDN	1AE	N	 DMA Enable: 0 = FIFO Service Requests do cause DMA requests. 1 = FIFO Service Requests do not cause DMA requests. Software must set this bit when using PIO. 																				
		23	:20			-				-	_		reserved																				
		1	9			R	/W		(CDO	NE_	_IE	Command Done Interrupt Enable: Controls whether the controller triggers an interrupt to the CPU after sending the command address and data to the CODEC. 0 = Interrupt is disabled 1 = Interrupt is enabled													er							
		1	8			R	/W		ŝ	SDO	NE_	ΙE	 Status Done Interrupt Enable: Controls wether the controller triggers an interrupt to the CPU after receiving the status address and data from the CODEC. 0 = Interrupt is disabled 1 = Interrupt is enabled 													r							
		17	:10			-				-	_		reserved																				
		1	9		R/W S1RDY_IE									Secondary CODEC Ready Interrupt Enable: Controls whether an interrupt occurs when the secondary CODEC sends the CODEC READY bit on the AC97_SDATA_IN1 pin. 0 = Interrupt is disabled 1 = Interrupt is enabled																			
			Ph (ysi)x4	cal 050	A _0_	dd 1 000	res C	5 S							G	CR										AC	'97	•				
------------------	--------	--------	---------	------------	------------	----------	-------------	----------	--------	----	-----	-----	----	---	---	---	--	--	---	--	---	--	---	--	---------------------------------------	------------------------------	---------------------------------------	------------------------------------	-----------------------------	---------------------------------------	-------------------------------	-------------------------	-----------
User Settings																																	
Bit	31	30	29	28	27	2	6 2 !	52	24	23	22	21	20	19	18	17	16	15	14	13	3 1 2	11	10	9	8	7	6	5	4	3	2	1	0
	CLKBPB	FRCRST		res	erv	ve	d		nDMAEN	re	ese	rve	d	C D O N E I E	SDONE_IE			re	ese	rv	ed			S1RDY_IE	PRDY_IE	reserved		S1RES_IE	PRES_IE	ACOFF	WRST	nCRST	GPI_IE
Reset	0	0	?	?	?	1	??	(0	?	?	?	?	0	0	?	?	?	?	?	?	?	?	0	0	?	?	0	0	0	0	0	0
		Bi	ts		4	Ac	ces	5 S			Na	me										De	scr	ipt	ion								
		{	8				R/W			F	PRD)Y_	IE	Pri Co the 0 = 1 =	mai ntro CC Int Int	ry C ols v DDE erru erru	OD vhe EC F upt i upt i	EC ther REA s di s er	Rea an DY sab	ady int bit lec led	y Inte erru t on d I	erru pt o the	pt E ccu AC	Enal rs w 97_	ole: /her SD/	n th AT/	ie pr A_IN	ima 0 pi	ry C in.	OD	EC	ser	nds
		7	:6				_				-	_		res	erv	ed																	
		!	5				R/W			S	1RI	ES_	IE	Se Co cai 0 = 1 =	con ntro use: : Int : Int	dar ols v s a erru erru	y R whe resu upt i upt i	esu ther ume s di s er	me an e ev sab nab	Int int ent lec led	erru terru t on d	pt E pt c the	inat occu AC	ole: rs v ·link	vhei (.	n tl	he s	eco	nda	ry C	OC	EC	;
		•	4				R/W	,		F	PRE	S_	IE	Pri Co cai 0 = 1 =	mar ntro use: : Int : Int	ry R ols v s a erru erru	lesu whe resu upt i upt i	ime ther ume s di s ei	Inte an e ev sab	erru int ent olec led	upt E terru t on d	Ena pt c the	ble: occu AC·	rs v ·link	vhei K.	n tl	he p	rima	ary (COI	DEC	;	
		;	3				R/W	,			AC	OFI	=	AC Sh the op the 0 = 1 =	-Lir uts cC erat AC DC Sh	nk S dov DDE ion C-lin o no	Shut C. Re k an t sh	Off he A This fer nd t ut c n th	AC9 s bit to S he / dow	o7 c m Sec AC n th .C '	conti ust l ction 97 c he A '97 c	olle 5.4 5.4 ont C 'S	er. T leai .7.1 rolle 97 c rolle	his ed for er. onti er.	doe befo mo rolle	s r ore re	not a resi deta	ffec umii ils c	t the ng A of po	e A(AC s	C-lir 97 ring	nk c I do	or own
		:	2				R/W	,			WF	RST	-	AC Init Wr to 0 = 1 = NC	:97 iate ites Sec : Dc : Ini)TE	Wa to t tior o no tiate : Th cc wl	rm I wa this 5.4 ot ini e a nis t omp nich	Res rm i bit a tiate war bit is lete it c	et: rese are i 1 fo e a m re s se s ar s ar s ar	et c ign r de wa ese If-c nd rs i	on th orec etail irm r et clear AC9 itself	e A I an s or ese ing 7_E	C-lii d no t sto t that BITC	nk. o wa oppi is, CLK	If A(arm ng A it re is s	C9 ⁻ res AC	7_Bl sets 97_I ains en or	TCI are 3IT(set 1 the	_K i perf CLK unti	s ru form C. il the C-lin	nnii ned. e re ik at	ng Re set fter	efer

Table 140: GCR Bit Definitions (Continued)



GCR AC '97 **Physical Address** 0x4050_000C User Settings 7 6 2 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 5 4 3 1 ш Щ Щ ш Щ reserved nDMAEN reserved reserved ш CLKBPB reserved FRCRST ACOFF nCRST CDONE WRST SDONE S1RDY S1RES PRES PRDY_ Reset 0 0 ? ? ? ? ? 0 ? ? ? ? 0 0 ? ? ? ? ? ? ? ? 0 0 ? ? 0 0 0 0 0 Bits Access Name Description 1 R/W nCRST AC97 Cold Reset#: Initiates a cold reset when reset or written with 0b0. A cold reset requires that this bit be written with 0b0 and then written with 0b1. Refer to Section 5.4.8.2.1. All data in the controller and the CODEC is lost when a cold reset occurs. The value of this bit is not altered by an AC-link wake-up. The value of this bit is retained after exiting S0/D0CS/C0, S0/D1/C2 or S0/D2/C2. Therefore if this bit is set when entering these low power modes, a cold reset does NOT occur after exiting. The AC '97 controller registers are reset after exiting S2/D3/C4 or S3/D4/C4. Since the reset value of this bit is 0b0, the AC '97 automatically initiates a cold reset when exiting these power modes and must be set before using the AC-link. 0 = Initiate a cold reset. This asserts nAC97_RESET. 1 = Do not initiate a cold reset. This de-asserts nAC97_RESET. NOTE: Prior to asserting the cold reset, disable all AC '97 interrupts. The interrupts can be re-enabled after the cold reset has occurred. 0 R/W GPI IE CODEC GPIO Interrupt Enable: This bit controls whether the change in status of any modem CODEC GPIO (as indicated by bit 0 of slot 12) causes an interrupt. 0 = GSR[GSCI] is set, but an interrupt is NOT generated.

Table 140: GCR Bit Definitions (Continued)

5.5.3 PCM-Out Control Register (POCR)

The PCM-Out Control register is described in Table 141.

1 = GSR[GSCI] is set, and an interrupt is generated.

0

GPI_IE

0



Table 141: POCR Bit Definitions

5.5.4 PCM-In Control Register (PCMICR)

The PCM-In Control register is described in Table 142.



Table 142: PCMICR Bit Definitions



5.5.5 PCM-Surround-Out Control Register (PCSCR)

The PCM-Surround-Out Control register is described in Table 143.

			Ph	ysi 0x4	cal 05(Ad 0_0	dr 024	ess 1					_		PC	S	CR		_								_	AC	'97	7	_			
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	2	0 19	18	1	7 1	6	15	14	13	12	1	1 1	0	9	8	7	6	5	4	3	2	1	0
													r	ese	rv	/ed	1														FEIE	reserved	FSRIE	reserved
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	,	?	?	?	?	?	?	?	0	?	0	?
		Bi	ts		1	Acc	es	s		Na	me								-			D	es	cr	ipt	ion								
		3′	1:4			_	_			_	_		re	serv	ec	ł																		
		:	3			R	/W			FE	EIE		FI Er 0 = 1 = NC	=0 = A = A DTE	Eri es PC PC : F	ror ge CM CM PC: FIF	Int ne Su SS O e	err rati urrc urrc R[F errc	upt on un FIF or o	Ena of th d-O d-O OE] occu	able ne l ut F ut F is a rs.	e: PC FIF FIF alw	M O (vay	Su err err	rro or c or g et v	und loes gene whe	-Ou s Ne erat	ut FI OT es a PC	FO gen an ir M S	erro erat nter Surr	or in te a rupt oun	terr n in d-O	upt. terri ut	upt.
			2			-	_			_	_		re	serv	ec	ł																		
			1			R	/W			FS	RIE		FII Er int 0 = 1 =	= O erru = A an = A int	Se ipt PC in PC ier	ervie ge CM ter CM rup CM Ser	ce sne Su ruf Su ot. SS vic	Re rati urrc ot. urrc R[F æ F	que on oun SF Req	est I of th d-Or d-Or (] is ues	nte ne I ut F ut F alv t oc	rru PC FIF FIF vay	pt M O : /s : irs.	En Su ser	abl rro vic vic wh	e: und e re e re ien	-Ou que que a P	ut Fl est c est c	FO does gene Sui	ser s N(erat	vice DT (es a ind-	gene an Out	jues erat FIF	e O
			0			_	_			_	_		re	serv	ec	ł																		

Table 143: PCSCR Bit Definitions

5.5.6 PCM Center/LFE Control Register (PCCLCR)

The PCM Center/LFE Control register is described in Table 144. Low frequency effects (LFE) are a possible source for FIFO errors and interrupt service requests and are controlled by the PCCLCR register.



Table 144: PCCLCR Bit Definitions



5.5.7 Mic-In Control Register (MCCR)

The Mic-In Control register is described in Table 145.



Table 145: MCCR Bit Definitions

5.5.8 MODEM-Out Control Register (MOCR)

The MODEM-Out Control register is described in Table 146.





Copyright © 2009 Marvell



Table 146: MOCR Bit Definitions (Continued)



5.5.9 MODEM-In Control Register (MICR)

The MODEM-In Control register is described in Table 147.



Table 147: MICR Bit Definitions



Table 147: MICR Bit Definitions (Continued)

5.5.10 Global Status Register (GSR)

Table 148 shows the Global Status register.



Table 148: GSR Bit Definitions

Copyright © 2009 Marvell



Table 148: GSR Bit Definitions (Continued)

			Phy	ysi)x4	cal 050	Ad 0_0	dre 010	ess C					_		GS	SR					_					AC	'97		_			
User Settings																	-															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				re	ese	rve	d				PSOINT	PCLINT	CDONE	SDONE	reserved		RCS	B3S12	B2S12	B1S12	S1RESINT	PRESINT	SICRDY	PCRDY	MCINT	POINT	PIINT	reserved	ACOFFD	MOINT	MIINT	GSCI
Reset	?	?	?	?	?	?	?	?	?	?	0	0	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0
		В	its		4	Acc	es	5		Na	me										De	scr	ipti	on								
		2	21			F	२		1	PS(NIC	Т	PC Thi is (0 = 1 = NC	M-S is in a F gene An An DTE	Surr PCM PCM erat inte inte : Th PC	oun upt -sui ed. erru erru sru	nd-C is g rrou rrou pt h pt h bit is SR[F	out I ene nd F nd F as as au	Inter FIFC FIFC NO ^T occi tom DE]	rrup ed i) Er) Se T oc urre atic or F	ot: f eit ror i ervic ccur ed ally PCS	her: nter e Re red clea SR[rupt eque arec FSI	(PC est i I (by R] a	CSS nter y th re o	SR[F rrupt le A clea	IFO t (P(CUI red.	E] = CSS NIT)	1) (R[F wh	DR SR] en e	= 1 eith) er
		2	20			F	ર			PCI	LIN	Т	PC Thi 0 = 1 = NC	M-0 is in a F 1) gene An An DTE	Cen Iterr PCM PCM erat inte inte inte Th PC	ter/l upt -cei -cei ed. erru erru srru SCL	LFE is g nter, nter, pt h pt h oit is .SR	Int ene LFE As as au	erru erate E FII E FII NO ⁻ occi tom	ipt: ed i FO FO urre atic] or	f eit Erro Serv ccur ed ally PC	her: r int /ice red clea CLS	erru Rec arec SR[F	ipt (l jues I (b <u>y</u> SR	PC(st in y th] ar	CLS terru le Al	R[Fl upt (CUI	IFOI PCC NIT) ed.	∃] = CLS wh	1) C R[F:	DR SR]	= er
			19		Re	ad/\ to C	Writ Clea	te 1 r		CD	ONI	E	Co 0 = 1 =	mm = Re da an = Co	anc flec ta to d da ontro	I Do ts v o the ata f	one: vhet e C to th has	her DDI ne C S se	the EC. COD	co Co EC com	ntro ntro mai	ller ller nd, a	has has add	ser NC	nt c)T s s ar	omr sent	nan cor ata	ds, nma to tł	add and, ne C	res: ado	s ar dres DEC	nd ss ;
			18		Re	ad/\ to C	Writ Clea	te 1 r		SD	ONI	=	Sta 0 = 1 = NC	atus = Re da ad = Co)TE	Dor flec ta fr dres ontro : SE (G	ne: ts w om ss a oller DON PIC	vhet the ind has NE is) sta	her CC data s re s nc atus	the DE fro ceiv ot se	co C. 0 om t ved t fo	ntro Con he (stat r Re er).	ller troll CO[us, ads	has er h DEC add fro	rec as ; res m s	eiv NO s ai pec	ed s T re nd d cial r	statu eceiv lata nod	us, a /ed fror em	addr stat n th add	ess us, e C res:	an OD s 0>	d EC (54
		17	' :16			_	_			-	_		res	erv	ed																	
		,	15		Re	ad/\ to C	Writ Clea	te 1 r		R	CS		Re Thi 0 = 1 =	ad (is bi = Th = Th	Con it ind e C e C	nple dica OD OD	etion ates EC EC	Sta the Rea Rea	atus sta ad c ad re	tus tus om esu	of 0 plet lts i	COE es n n a f	EC orn	Re nally eout	ad /.	com	nple	tion	s.			
			14			F	२			B3	S12	2	Bit Dis	3 o spla	f Slo y Bi	ot 1 t 3 (2: of th	ie n	nost	red	cent	val	id N	100)EN	1 GF	910	Stat	tus ((slot	t 12	<u>?</u>)

		1	Ph (ysi 0x4	cal 05(A 0_0	ddr 001(ess C			I				G	SR			1							AC	'97					
User Settings																																
Bit	31	30	29	28	27	26	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				re	ese	rv	ed				PSOINT	PCLINT	CDONE	SDONE	reserved		RCS	B3S12	B2S12	B1S12	S1RESINT	PRESINT	SICRDY	PCRDY	MCINT	POINT	PIINT	reserved	ACOFFD	MOINT	MIINT	GSCI
Reset	?	?	?	?	?	?	?	?	?	?	0	0	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0
		в	its		1	٩c	ces	s		Na	me										De	scr	ipti	on								
			13				R			B2	S12	2	Bit Dis	2 o spla	f Sl y Bi	ot 1 t 2 (2: of th	ne n	nost	t red	ent	val	id N	100	₽EN	1 GF	910	Sta	tus	(slo	t 12	2)
			12				R			B1	S12	2	Bit Dis	1 o spla	f Sl y Bi	ot 1 t 1	2: of th	ne n	nost	t red	ent	val	id N	100	₽EN	1 GF	910	Sta	tus	(slo	t 12	2)
			11		Re	ad to	l/Wri Clea	te 1 Ir	S	1RE	ESII	Т	Se Ind 0 = 1 =	con licat : A r : A r	dar tes resu resu	y Re whe ime ime	esu ethe eve	me rai enti enti	Inte resu has has	nrup ume NC occ	ot: eve To curre	ent l ccu ed	nas rred	oco	curro	ed c	on A	C97	7_S	DA	ГА_	IN1
			10		Re	ad to	I/Wri Clea	te 1 ır	P	RE	SIN	IT	Pri Ind 0 = 1 =	mar licat A r A r	ry R tes resu resu	esu whe ime ime	ime ethe eve	Inte ra ent l ent l	erru resu has has	pt: ume NC occ	eve To curre	ent l ccu ed	nas rred	oco	curro	ed c	on A	C97	7_S	DA⁻	ΓA_	INO
			9		Re	ad to	l/Wri Clea	te 1 Ir	5	61C	RD	Y	Se Re	con flec	dar <u></u> ts tł	y Co ne s	ODE state	EC I	Rea the	idy: CO	DE	C-re	ady	/ bit	in /	٩Cs	97_5	SDA	TA_	IN1		
			8		Re	ad to	l/Wri Clea	te 1 Ir		PCI	RD	1	Pri Re	mar flec	⁻y C ts th	OD ne s	EC state	Rea of	ady: the	со	DE	C-re	ady	/ bit	in /	٩Cs	97_5	SDA	TA_	INC).	
			7				R			MC	INT	-	Mic Thi 0 = 1 = NC	c-In is in a N a N e ge : An : An DTE	Intern Aic-I Aic-I Aic-I nera inte inte inte Th M	erru In Fl In E In Fl atec erru erru SSF	pt: is g IFO IFO J. IPT h IPT h NIT is R[FI	Erro Of C Ser as au FOI	erate or in hair vice NO occ tom E], N	ed i iterr int Re T oc urre atic	f an upt erru que ccur d ally SR[I	y of (MC pt (N st in red clea EOC	the SR[//CS terr	foll FIF SR[E upt d (by	owi OE] EOC (MC	ng: = 1] = SR e A R[FS) OF 1) C [FSI CUI SR]	R R R] = NIT) are	1) wh clea	ena	any I.	of
			6				R			PC	ΠΝ	-	PC Thi is g 0 = 1 = NC	M-C is in a F a F gene : An : An)TE	Dut PCM PCM erat inte inte Th PC	Inte upt I-ou ed. erru erru SSF	errup is g t FIF t FIF opt h opt h oit is R[FII	ot: FO E as as au FOE	erate Erro Serv NO ⁻ occ tom E] o	ed i r int rice T oc urre atic r PC	f eit erru Rec cur d ally DSR	her: pt (F jues red clea	POS t inte arec R] a	R[F erru d (by	TIFC pt (y th clea	DE] = POS e Al	= 1) SR[F CUI	OR FSR NIT)] = 1 wh) en (əith	er

Table 148: GSR Bit Definitions (Continued)



Table 148: GSR Bit Definitions (Continued)

			Phy C	ysi)x4	cal 05(A c 0_0	ddro 010	ess C							GS	SR									1	AC	'97					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				re	ese	rve	èd				PSOINT	PCLINT	CDONE	SDONE	reserved		RCS	B3S12	B2S12	B1S12	S1RESINT	PRESINT	SICRDY	PCRDY	MCINT	POINT	PIINT	reserved	ACOFFD	MOINT	MIINT	GSCI
Reset	?	?	?	?	?	?	?	?	?	?	0	0	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0
		в	its			٩cc	es	s		Na	me										Des	scri	pti	on								
			5				R			PII	INT		PC Thi 0 = 1 = NC	M-I is in a F a F ge An An DTE	n In terr PCM PCM nera inte inte t PC nera	terr upt I-In I-In I-In atec erru erru is b CMI eare	upt: is g FIF(End FIF(J. pt h pt h it is SR[cd.	D EI Of D So as au FIF	erate rror Cha ervic NO ⁻ occi tom OE]	ed if inte ain ir ce R T oc urre atic], P(f any rrup nterr tequ ccur ed ally CMI	y of upt est red SR[the CMI (PC inter arec EO	foll SR[MIS rrup I (by C] c	owi FIF R[E ot (P y the or P	ng: OE] CMI CMI	= 1] = ` ISR CUI) of 1) o [FSF NIT) [FS	R R R] = wh R] a	1) en a	any	of
			4			-				_	_		res	erv	ed																	
			3				R		4	ACC)FF	D	AC It is wh 0 = 1 =	-Lir s cle en (: Th : Th	nk S eare GCF e A e A	hut d w R[A(C-lii C-lii	Off hen COF nk s nk h	Do GC FF] till I	ne: CR[/ is s nas bee	ACC et. vali en cl	DFF d da lean] is o ata t Iy s	clea to tr	red ans dow	.Thi fer. 'n.	is bi	it on	ıly h	as a	a me	ean	ing
			2				R			MC	ΓΛΙΟ	Г	Mo Thi is g 0 = 1 = NC	oder is in a N gene : An : An)TE	n-O Iterr Iode Iode inte inte inte M(ut li em- ed. erru erru orru SF	nter is g out l out l pt h pt h it is R[FI	rup ene FIF(FIF(as as au FO	t: D Er D Se NO ⁻ occi tom E] o	ed if rror ervio T oc urre atic or M	f eitl inter ce R ccur ed ally OSF	her: rrupt equ red clea R[FS	t (M est i arec SR]	OSI inter I (by are	R[FI rrup y the	FOE ot (M e A0 areo	∃] = IOS CUI d.	1) (R[F: NIT)	OR SR] wh	= 1) en e	eithe	er
			1				R			МІ	INT	·	Mo Thi 0 = 1 = NC	oder is in a N a N ge : An : An)TE	n-In terr Aode Aode inte inte inte : Th	Inte upt em- em- atec erru erru sru sR	erru is g In F In E In F J. pt h pt h it is [FIF	IFO IFO IFO as as au	erate Erro Of C Ser NO occi tom], M	ed if or ir Chair rvice T oc urre atic	f any nterr n int e Re ccur ed ally R[EC	y of upt erru que red clea	the (MIS pt (I st in arec	foll SR[F MIS nterr	owi FIFC R[E rupt	ng: DE] : OC] (MI (MI SR]	= 1) = 1 SR[I SR[I are	OR) OI FSR NIT)	R] = wh are	1) en a d.	any	of

Physical Address GSR AC '97 0x4050_001C User Settings 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 7 2 0 Bit 9 8 6 5 4 3 1 **S1RESINT** reserved PRESINT reserved CDONE reserved ACOFFD B2S12 B1S12 S1CRDY PCRDY SDONE **B3S12** PSOINT PCLINT MCINT MOINT POINT MIINT PIINT RCS GSCI Reset ? ? ? 0 0 ? ? ? ? ? 0 0 ? ? 0 0 0 0 0 0 0 0 ? 0 0 0 0 ? ? 0 0 0 Bits Access Name Description 0 Read/Write 1 GSCI CODEC GPIO Status Change Interrupt: to Clear Is set whenever bit 0 of slot 12 is 0b1, which indicates that one of the CODEC GPIOs changed state, and that the new values are available in slot 12. 0 = Bit 0 of Slot 12 is 0b0 1 = Bit 0 of Slot12 is 0b1

Table 148: GSR Bit Definitions (Continued)

5.5.11 CODEC Access Register (CAR)

The CODEC Access register is described in Table 149.

Table 149: CAR Bit Definitions



5.5.12 PCM-Out Status Register (POSR)

The PCM-Out Status register is described in Table 150.



Table 150: POSR Bit Definitions



5.5.13 PCM-In Status Register (PCMISR)

The PCM-In Status register is described in Table 151.

Table 151: PCMISR Bit Definitions



			Ph:	ysi)x4	cal 05(Ad 0_0	ldro 014	ess 1						Ρ	CN	IIS	R									AC	'97	7				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1	0 9	8	7	6	5	4	3	2	1	0
													res	erv	/ed													FIFOE	EOC	FSR	reserved	
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	?	?
		Bi	ts			Acc	es	s		Na	me										De	sc	rip	tior	۱							
			4		Re	ead/ to C	Wri Clea	te 1 Ir		FIF	OE		PC Inc 0 = 1 = NC	M-I licat PC PC DTE	n F Ees CM- CM- CM- Th P(IFO whe In F nis t CMI	Eriethe TFC TFC Dit is CR	ror: er a) er) er s up [FE	PC ror I ror I date IE].	M-Ii has has ed i	n FI NC occ ega	FC DT cur ard) er occ red less	or o urre	d. he	urrec valu	I. e its	inte	erru	pt e	nat	ole,
			3		Re	ead/ to C	Wri	te 1 Ir		E	C		DN Se cha afte So dat 0 = 1 =	IA E t by ain (er s ftwa ta in = DN rea rea	End AC (EO igna are i the /A I adin /A I adin	Of UN C) allin mus e FI has ig d has	Cha IT I whi g E st cl FO NC ata sig ata	ain narc le re OC ear)T s froi nall froi	Inte dwa eadi and this signa m th led a m th	rrup re v d ca bit alle ne F an e	ot: vhe data anno (by d ar FIFC end	n E a fi ot f w n e). of).	DMA rom rurth ritin nd o De:	sig the ers g 0b of De	nal FIF erv 1 tor	s an O. [ice t o it) riptc cha	enc DMA he f only or ch in (E	d of Charler FIFC afte nain	Des ann D. er re (EC	scrip el s eadi DC) hile	otor top: ng whi	s out le
			2			I	R			F	SR		PC Inc 0 = 1 = NC	:M-I licat = PC = PC)TE	n F tes CM- CM- Th P(IFO whe In F In F nis b CMI	Sethe IFC IFC oit is CR	ervic er th) dc) ne s up [FS	ce R le P les leeds odate RIE	equ CM NO to ed r].	uest -In T ne be s rega	: FIF sec sec ard	=O i d to rvice less	be s be s ed. of t	ls t serv	o be /icec valu	ser I. e its	vice inte	ed. erru	pt e	nat	ole,
		1	:0			_	_			_	_		res	erv	ed																	

Table 151: PCMISR Bit Definitions (Continued)

5.5.14 PCM Surround-Out Status Register (PCSSR)

The PCM Surround-Out Status register is described in Table 152.



Table 152: PCSSR Bit Definitions



5.5.15 PCM Center/LFE Status Register (PCCLSR)

The PCM Center/LFE Status register is described in Table 153.



Table 153: PCCLSR Bit Definitions

5.5.16 Mic-In Status Register (MCSR)

The Mic-In Status register is described in Table 154.

Table 154: MCSR Bit Definitions





Table 154: MCSR Bit Definitions (Continued)



5.5.17 MODEM-Out Status Register (MOSR)

The MODEM-Out Status register is described in Table 155.

Table 155: MOSR Bit Definitions

			P	hy 0	sio x4	cal 05(Ad 0_0	ldre 110	ess)	5						М	os	R												AC	'9	7					
User Settings																																					
Bit	31	3	0 2	9	28	27	26	25	24	23	22	21	20	19	18	1	7 1	6	15	1	4	3	12	1	1 1	0	9	8	7	6	5	4		3	2	1	0
														res	serv	ve	d																	reserved	FSR	reserved	
Reset	?	•	? 7	•	?	?	?	?	?	?	?	?	?	?	?	2	? 1	?	?	•	?	?	?	1	?	?	?	?	?	?	?	0		?	0	?	?
			Bits	;			Acc	es	s		Na	me	-										-	D	es	:ri	ipt	ion									
			31:5	5			-	_			-	_		res	serv	ec	ł																				
			4			Re	ead/ to C	Writ Clea	te 1 ır		FIF	OE		FII Inc 0 = 1 = NC	=0 I dicat = M(= M(DTE	Eri tes OE OE	ror: s w DEN DEN This MO	he //-(//-(5 b CF	the Out Out it is R[F	r; F F SI	a M FIF(FIF(upd RIE	IO D e D e ate].	DE erro erro ed	M- or h or h reg	-Ou nas nas garo	t F N oc	FIF(OT ccu ss	D e oco rrec of t	rror curi d. he v	oco ed. /alu	curr e it	ed s ir	ntei	rruj	ot e	nal	ole,
			3				-				_	_		res	serv	ec	Ł																				
			2					R			F	SR		FII Inc 0 = 1 = NC	=0 \$ dicat = M(= M(DTE	Se tes OE OE	ervic s w DEN DEN This MO	;e he //-(5 b CF	Re the Out Out it is R[F	qı F F SI	ues the FIF(FIF(upd RIE	t: M D c D r ate].	OD loe nee ed	DEI es I eds reg	M-C NO to gard	Du Fr be	t FI nee se ss	FO ed to ervic of t	ne be ced	eds e se /alu	to l rvic e it	be ed s ir	sei ntei	rvic rruj	ced. pt e	nal	ole,
			1:0				_				_	_		res	serv	ec	k																				



5.5.18 MODEM-In Status Register (MISR)

The MODEM-In Status register is described in Table 156.

Table 156: MISR Bit Definitions



5.5.19 PCM Data Register (PCDR)

The PCM Data register is described in Table 157. Writing a sample to this register updates the data into the PCM Transmit FIFO. Reading this register reads and removes a sample from the PCM Receive FIFO. Sixteen-bit right and left samples are read and written at the same time to form 32 bits of data.



Table 157: PCDR Bit Definitions

5.5.20 PCM Surround Out Data Register (PCSDR)

The PCM Surround Data register is described in Table 158. Writing a sample to this register updates the data into the PCM Surround Transmit FIFO. Reading this register reads and removes a sample from the PCM Surround Receive FIFO. Sixteen-bit right and left samples are read and written at the same time to form 32 bits of data.



Table 158: PCSDR Bit Definitions

5.5.21 PCM Center/LFE Data Register (PCCLDR)

The PCM Center/LFE Data register is described in Table 159. Writing a sample to this register updates the data into the PCM Center/LFE Transmit FIFO. Reading this register reads and removes a sample from the PCM Center/LFE Receive FIFO. Sixteen-bit right and left samples are read and written at the same time to form 32 bits of data.



Table 159: PCCLDR Bit Definitions



5.5.22 Mic-In Data Register (MCDR)

The Mic-In Data register is described in Table 160. Reading this register reads and removes a sample from the Mic-In Receive FIFO.



Table 160: MCDR Bit Definitions

5.5.23 MODEM Data Register (MODR)

The MODEM Data register is described in Table 161. Writing a sample to this register updates the data into the MODEM Transmit FIFO. Reading this register reads and removes a sample from the MODEM Receive FIFO.

Table 161: MODR Bit Definitions



5.5.24 Accessing CODEC Registers

Each CODEC has as many as sixty-four 16-bit registers that are addressable internal to the CODEC at half-word boundaries (16-bit boundaries). Since the PXA3xx Processor Family supports only internal register accesses at word boundaries (32-bit boundaries), software must select the correct formula to translate a 7-bit CODEC address into a 32-bit processor physical address:

- For a primary audio CODEC:
 = 0x4050_0200 + Shift_Left_Once(Internal 7-bit CODEC register address)
- For a secondary audio CODEC:
 = 0x4050_0300 + Shift_Left_Once(Internal 7-bit CODEC register address)
- For a primary modem CODEC register address:
 = 0x4050_0400 + Shift_Left_Once(Internal 7-bit CODEC register address)
- For a secondary modem CODEC:
 = 0x4050_0500 + Shift_Left_Once(Internal 7-bit CODEC register address)

In the formulas, the function, Shift_Left_Once(), shifts the 7-bit CODEC address left by 1-bit and shifts a 0 to the least significant bit. Table 162 shows the various address translations.

Data written to a CODEC register is sampled at the beginning of every frame. If software writes data to the CODEC register more than once per frame, the ACUNIT only transmits the last Write.



Table 162: Address Mapping for PXA3xx Processor Family Audio and MODEM CODEC Registers

7-bit CODEC	Audio		MODEM	
Address	Physical Address for a Primary Audio CODEC	Physical Address for a Secondary Audio CODEC ID 01	Physical Address for a Primary MODEM CODEC	Physical Address for a Secondary MODEM CODEC ID 01
0x00	0x4050_0200	0x4050_0300	0x4050_0600	0x4050_0700
0x02	0x4050_0204	0x4050_0304	0x4050_0604	0x4050_0704
0x04	0x4050_0208	0x4050_0308	0x4050_0608	0x4050_0708
0x7A	0x4050_02F4	0x4050_03F4	0x4050_06F4	0x4050_07F4
0x7C	0x4050_02F8	0x4050_03F8	0x4050_06F8	0x4050_07F8
0x7E	0x4050_02FC	0x4050_03FC	0x4050_06FC	0x4050_07FC

6 UARTs

This chapter describes the universal asynchronous receiver/transmitter (UART) serial ports. The serial ports are controlled via direct-memory access (DMA) or programmed I/O.

6.1 Overview

Each PXA3xx processor has three UARTs: one full function UART (UART1) and two Bluetooth UARTs (UART2 and UART3). The UARTs use the same programming model.

Each port contains a UART and a slow serial infrared transmit encoder and receive decoder that conform to the IrDA serial infrared specification.¹

Each UART performs serial-to-parallel conversion on data characters received from a peripheral device or a modem and parallel-to-serial conversion on data characters received from the PXA3xx processor.

The PXA3xx processor can read a complete UART status for the UART status register. Status information includes the type and condition of transfer operations and error conditions (parity, overrun, framing, or break interrupt) associated with the UART.

Each serial port operates in either FIFO or non-FIFO mode. In FIFO mode, a 64-byte Transmit FIFO holds data from the PXA3xx processor until it is transmitted on the serial link; a 64-byte Receive FIFO buffers data from the serial link until it is read by the PXA3xx processor. In non-FIFO mode, the Transmit and Receive FIFOs are bypassed and the THR and RBR registers are used instead.

Each UART includes a programmable baud-rate generator that can divide the input clock by 1 to $(2^{16} - 1)$, which produces a 16X clock that can be used to drive the internal Transmit and Receive logic. Software can program interrupts to meet its requirements, which minimizes the number of computations required to handle the communications link. Each UART operates in an environment that is either controlled by software and can be polled, or is interrupt driven.

All three UARTs support the 16550A and 16750² functions, but are slightly different in the features supported.

6.1.1 Full Function UART

In addition to nCTS and nRTS, UART1 supports modem control signal that include nDSR, nDTR, nRI and nDCD. UART1 supports baud rates of 9600, 19.2K, 38.4K, 57.6K, 115.2K, 230K, 460K, and 921K, 1.8M and 3.6M.

6.1.2 Bluetooth UARTs

UART2 and UART3 support baud rates of 9600, 19.2K, 38.4K, 57.6K, 115.2K, 230K, 460K, and 921K, 1.8M and 3.6M. UART2 and UART3 can be connected to Bluetooth modules. UART2 and UART3 support the functions in the feature list.

6.1.3 Compatibility with 16550A and 16750

The UARTs are functionally compatible with the 16550A and 16750 industry standards. Each UART supports most of the 16550A and 16750 functions as well as the following features:

DMA requests for transmit and receive data services

Infrared Data Association, Serial Infrared Physical Layer Link Specification, October 17, 1995, Version 1.1
 The 16550A was originally produced by National Semiconductor Inc. The 16750 is produced as the TL16C750 by Texas Instruments.



- Serial infrared asynchronous interface
- Non-return-to-zero (NRZ) encoding/decoding function
- 64 byte transmit/Receive FIFO buffers
- Programmable Receive FIFO trigger threshold
- Auto baud-rate detection
- Auto flow

6.1.4 PXA3xx Processor Differences

Table 163 shows the USIM Controller differences among the PXA32x, PXA31x, and PXA30x processors. Refer to each individual register for other operating differences.

Table 163: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
High Speed UART	Supported	Supported	Not Supported
2. 1.8 Mbps and 3.6 M	bps		

6.2 Features

The UARTs share the following features:

- Functionally compatible with the 16550A and 16750
- Ability to add or delete standard asynchronous communications bits (start, stop, and parity) in the serial data
- Independently controlled transmit, receive, line status, and data-set interrupts
- Modem control functions (nCTS and nRTS on all three UARTs. UART1 additionally has nDSR, nDTR, nRI, and nDCD signals)
- Auto-flow capability controls data I/O without generating interrupts:
 - nRTS (output) controlled by UART Receive FIFO
 - nCTS (input) from modem controls UART transmitter
- Programmable serial interface:
 - 7- or 8-bit characters
 - Even, odd, or no parity detection
 - 1 stop-bit generation
 - Baud-rate generation 3.6Mof 9600, 19.2K, 38.4K, 57.6K, 115.2K, 230K, 460K, 921K, 1.8M, and 3.6M for all UARTs
 - False start-bit detection
- 64-byte Transmit FIFO
- 64-byte Receive FIFO
- Complete status-reporting capability
- Ability to generate and detect line breaks
- Internal diagnostic capabilities that include:
 - Loopback controls for communications link fault isolation
 - Break, parity, and framing-error simulation
- Fully prioritized interrupt system controls
- Separate DMA requests for transmit and receive data services
- Serial infrared asynchronous interface that conforms to the Infrared Data Association (IrDA) specification

6.3 Signal Descriptions

Table 164 lists and describes each external signal that is connected to a UART module and how these pins function as modem control lines. The pins transmit digital CMOS-level signals and are connected to the PXA3xx processor through GPIOs. Refer to Multi-Function Pin registers for details on the alternate-function pin configuration.

Table 164: UART Signal Descriptions

Name	Туре	Description
RXD	Input	Serial Input — serial data input to the receive shift register. In infrared mode, it is connected to the infrared receiver input.
TXD	Output	Serial Output — serial data output to the communications-link peripheral, modem, or data set. The TXD signal is set to the logic 1 state upon a reset operation. It is connected to the output of the infrared transmitter in infrared mode.
nCTS	Input	 Clear to Send — when asserted, indicates that the modem or data set is ready to exchange data. The nCTS signal is a modem status input, and its condition can be tested by reading Bit 4 (CTS) of the Modem Status register (MSR). MSR[CTS] is the complement of the nCTS signal. MSR[DCTS] indicates whether the nCTS input has changed state since the last time MSR was read. nCTS has no effect on the transmitter. An interrupt is generated when MSR[CTS] changes state and the modem-status interrupt is enabled. Non-Auto-flow mode: when not in Auto-flow mode, MSR[CTS] indicates the state of nCTS. MSR[DCTS] indicates whether the nCTS input has changed state since the previous reading of MSR. nCTS has no effect on the transmitter. The UART can be programmed to interrupt the PXA3xx processor when DCTS changes state. Software can then stall the outgoing data stream by starving the Transmit FIFO or disabling the UART with the IER register. NOTE: If UART transmission is stalled by disabling the UART, no MSR interrupt is received when nCTS re-asserts, because disabling the UART also disables interrupts. To get around this issue, use either auto-CTS in Auto-flow mode or program the nCTS GPIO pin to interrupt. Auto-flow mode: in this mode, the UART transmit circuity checks the state of nCTS before transmitting each byte. No data is transmitted when nCTS is high.
nDSR	Input	Data Set Ready — when asserted, indicates that the modem or data set is ready to establish a communications link with a UART. The nDSR signal is a modem-status input; its condition can be tested by reading MSR[DSR], which is the complement of nDSR. MSR[DDSR] indicates whether the nDSR input has changed state since MSR was last read. When MSR[DSR] changes state, an interrupt is generated if the modem-status interrupt is enabled.
nDCD	Input	Data Carrier Detect — when asserted, indicates that the data carrier has been detected by the modem or data set. The nDCD signal is a modem-status input; its condition can be tested by reading MSR[DCD], which is the complement of the nDCD signal. MSR[DDCD] indicates whether the nDCD input has changed state since the previous reading of MSR. nDCD has no effect on the receiver. An interrupt is generated when the DCD bit changes state and the modem-status interrupt is enabled.
nRI	Input	Ring Indicator — when asserted, indicates that the modem or data set has received a telephone ringing signal. The nRI signal is a modem-status input; its condition can be tested by reading MSR[RI], which is the complement of the nRI signal. MSR[TERI] (trailing-edge-of-ring indicator) indicates whether the nRI input has changed from low to high since MSR was last read. An interrupt is generated when the RI bit of the MSR changes from a high to low state and the modem-status interrupt is enabled.



Table 164: UART Signal Descriptions (Continued)

Name	Туре	Description
nDTR	Output	Data Terminal Ready — when asserted, signals the modem or the data set that the UART is ready to establish a communications link. To assert the nDTR output (active low), set MSR[DTR], which is the complement of the output signal. A reset operation de-asserts this signal (high). Loop-mode operation holds nDTR de-asserted.
nRTS	Output	 Request To Send — when asserted, signals the modem or the data set that the UART is ready to exchange data. To assert the nRTS output (active low), set MSR[RTS], which is the complement of the output signal. A reset operation de-asserts this signal (high). Loop-mode operation holds nRTS de-asserted. Non-Auto-flow mode: set MSR[RTS] to assert the nRTS output (active low). Auto-flow mode: nRTS is asserted automatically by the auto-flow circuitry when the Receive buffer exceeds its programmed trigger threshold. It is de-asserted when enough bytes are removed from the buffer to lower the data level back to the trigger threshold.

6.4 Operation

Figure 59 shows the format of a UART data frame.

Figure 58: Example UART Data Frame

S	Start Bit	Data <0>	Data <1>	Data <2>	Data <3>	Data <4>	Data <5>	Data <6>	Data <7>	Parity Bit	Stop Bit 1
Т р	XD o oin	r RXD									
		LSB							MSB		
			1			1			1	1	11
								Î			

The receive-data sample-counter frequency is 16 times the value of the bit frequency. The 16X clock is created by the baud-rate generator. Each bit is sampled three times in the middle. Shaded bits in Figure 59 are optional and can be programmed by software.

Each data frame is between nine and eleven bits long, depending on the size of the data programmed, and whether parity is enabled. A data frame begins by transmitting a start bit that is represented by a high-to-low transition. The start bit is followed by from to eight bits of data that begin with the least significant bit (LSB). The data bits are followed by an optional parity bit. The parity bit is set if even parity is enabled and the data byte has an odd number of ones or if odd parity is enabled and the data byte has an even number of ones. The data frame ends with one stop bit. The stop bit represented by one successive bit period of logic one.

Each UART has two FIFOs: one Transmit and one Receive. The Transmit FIFO is 64 bytes deep and eight bits wide. The Receive FIFO is 64 bytes deep and 11 bits wide. Three bits are used for tracking errors.

The UART can use non-return-to-zero (NRZ) coding to represent individual bit values. Set IER[NRZE] (Interrupt Enable register) to enable NRZ coding. A bit value of 0b1 is represented by a

line transition, and 0b0 is represented by no line transition. Figure 59 shows the data byte 0b0100_1011 in NRZ coding. The byte LSB is transmitted first.



Figure 59: Example NRZ Bit Encoding — 0b0100_1011

6.4.1 Reset

The UARTs are disabled on reset. Software must program the Multi-function Pin registers, then set IER[UUE] to enable a UART. When the UART is enabled, the receiver waits for a Frame Start bit and the transmitter sends data if it is available in the Transmit Holding register. Transmit data can be written to the Transmit Holding register before the UART unit is enabled. In FIFO mode, data is transmitted from the FIFO to the Transmit Holding register before it goes to the pin.

When the UART unit is disabled, the transmitter or receiver finishes the current byte and stops transmitting or receiving more data. Data in the FIFO is not cleared, and transmission resumes when the UART is enabled.

6.4.2 FIFO Operation

Each UART has a Transmit FIFO and a Receive FIFO, each FIFO holding 64 characters of data. There are two methods for moving data into and out of the FIFOs: DMA and Program I/O. In DMA mode, interrupts are used to control the data flow, where as polling is used in program I/O mode.



The end-of-chain interrupt does not occur in Polled mode.

In DMA mode, software must set the DMA stop interrupt on the last Descriptor in the chain to avoid errors.

6.4.2.1 FIFO Interrupt Mode Operation

Note

Note

The MCR[OUT2] is a global UART interrupt enable bit and must be set to enable UART interrupts.

Copyright © 2009 Marvell



6.4.2.1.1 Receive Interrupt

For a Receive interrupt to occur, the Receive FIFO and receive interrupts must be enabled. IIR[IID] changes to show that Receive data is available when the FIFO reaches its trigger threshold. IIR[IID] changes to show the next waiting interrupt when the FIFO drops below the trigger threshold. A change in IIR[IID] triggers an interrupt to the core. Software reads IIR[IID] to determine the cause of the interrupt.

The Receive-Line-Status interrupt (IIR = 0xC6) has the highest priority; the Received-Data-Available interrupt (IIR = 0xC4) is lower. The Line-Status interrupt occurs only when the character at the front of the FIFO has errors.

The Data-Ready bit (LSR[DR]) is set when a character is transferred from the Shift register to the Receive FIFO. LSR[DR] is cleared when the FIFO is empty.

6.4.2.1.2 Character Timeout Interrupt

A cCharacter Timeout interrupt occurs when the Receive FIFO and Receive Timeout interrupt are enabled and all of the following conditions exist:

- At least one character is in the FIFO.
- The most recently received character was received more than four continuous character times ago.
- The most recent FIFO Read was performed more than four continuous character times ago.

After the PXA3xx processor reads one character from the Receive FIFO or a new start bit is received, the Timeout interrupt is cleared and the Timeout is reset. If a Timeout interrupt has not occurred, the Timeout is reset when a new character is received or the PXA3xx processor reads the Receive FIFO.

6.4.2.1.3 Transmit Interrupt

Transmit interrupts can occur only when the Transmit FIFO and Transmit Interrupt are enabled. The Transmit Data-Request interrupt occurs when the Transmit FIFO is at least half empty. The interrupt is cleared when the THR is written or the IIR is read.

6.4.2.2 Removing Trailing Bytes With the Processor

The PXA3xx processor must remove trailing bytes when not in DMA mode or when DMA mode bit FCR[TRAIL] is not set. The presence of trailing bytes is signaled by the assertion of a character timeout interrupt. The PXA3xx processor follows this procedure when servicing a character timeout interrupt:

- 1. Read the Line Status register (LSR) and check for errors
- 2. Disable the receiver timeout interrupt via IER[RTOIE]
- 3. Read data from the UART FIFO
- 4. Read LSR, check for errors, and LOOP back to (Step 3) if DR is SET Go to (Step 5).
- 5. No more data in FIFO: Re-enable RTO interrupt via IER[MIE]
- 6. Done

6.4.2.3 FIFO Polled Mode Operation

When the FIFOs are enabled, clearing both IER[DMAE] and IER[4:0] places the port in FIFO Polled Operating mode. The receiver and the transmitter are controlled separately. Either one or both can be in Polled mode. In Polled mode, software checks receiver and transmitter status via the LSR. The PXA3xx processor polls the following bits for receive and transmit data service:

Receive Data Service — the PXA3xx processor checks the LSR[DR] (data ready) bit, which is set when one or more bytes remain in the Receive FIFO or Receive Buffer register (RBR).

Transmit Data Service — the PXA3xx processor checks the LSR[TDRQ] (Transmit Data Request) bit, which is set when the transmitter needs data.

The PXA3xx processor can also check the LSR[TEMT] (Transmitter Empty) bit, which is set when the Transmit FIFO has shifted out ("empties").

6.4.2.4 FIFO DMA Mode Operation

The UART has two DMA requests: one for Transmit data service and one for Receive data service. DMA requests are generated in FIFO mode only. The requests are activated by setting IER[DMAE].

Data Transmitter Data Service — when IER[DMAE] is set, if the Transmit FIFO is absolutely less than half full, the Transmit-DMA request is generated. The DMA controller (DMAC) then writes data to the FIFO. For each DMA request, the DMAC can send eight, 16, or 32 bytes of data to the FIFO. The UART FIFO accepts partial-word or full-word transfers of one, two, three, or four consecutive bytes from the DMAC or program I/O. The actual number of bytes to be transmitted is programmed in the DMAC.

Data Receiver Data Service — when IER[DMAE] is set, the Receive-DMA request is generated when the Receive FIFO reaches its trigger threshold with no errors in its entries. The DMAC then reads data from the FIFO. For each DMA request, the DMAC can read eight, 16, or 32 bytes of data from the FIFO. When in 32-bit Peripheral Bus mode, the DMAC always attempts to read four bytes of data per transfer. Where less than four bytes are being transferred, the valid bytes are indicated by a data-valid bus shared between the UART and the DMAC. The UART can send one, two, three, or four bytes of data per bus transaction. The actual number of bytes to be read is programmed in the DMAC along with the bus width.

6.4.2.5 DMA Receive Programming Errors

If the DMA channel stops prematurely due to the end of a Descriptor chain or other error, the PXA3xx processor must be notified since the DMAC can no longer service the UARTs FIFOs. If this occurs, the PXA3xx processor must correct the situation by programming another Descriptor or by servicing the FIFOs via interrupt or Polling mode, as described above. There are two methods for notifying the PXA3xx processor of a stopped DMA channel:

- 1. Program the DMAC to interrupt on the event of a stopped channel by setting DCSR[StopIrqEn].
- For the Receive channel, the UART interrupts with an End-of-Descriptor Chain (EOC) interrupt if FCR[TRAIL] is set, such that the UART makes a DMA request to remove trailing bytes (See Section 6.4.2.7).

Using the UART interrupt for the Receive channel is preferable to the DMA DCSR interrupt, because extra logic exists to ensure that the UART EOC interrupt asserts only when necessary.

For example, a UART EOC interrupt does not assert if the UART has completed the reception of its message (indicated by the character timeout timer) and the Receive FIFO is empty. The IIR[EOC] interrupt does not assert if FCR[TRAIL] is cleared.

6.4.2.6 DMA Error Handling

If an error occurs while in DMA mode, the Receive-DMA requests are disabled and the Error interrupt, IIR[IID], is generated.

The PXA3xx processor must now read out the error bytes through programmed I/O (PIO). After all errors have been removed from the FIFO, the receive DMA requests are once again enabled by the UART.

If an error occurs when the Receive FIFO trigger threshold has been reached such that a Receive DMA request is set, software must wait for the DMA to finish the transfer before reading out the error bytes through PIO. Otherwise, FIFO underflow could occur.

Copyright © 2009 Marvell





Note

Ensure that the DMAC has completed the previous receive DMA requests before the error-interrupt handler begins to clear the errors from the FIFO. Otherwise, FIFO underflow could occur.

6.4.2.7 Removing Trailing Bytes In DMA Mode

When the number of entries in the Receive FIFO is less than its trigger threshold, and no additional data is received, the remaining bytes are called *trailing bytes*. Set FCR[TRAIL] to program the UART to request the DMA remove the trailing bytes. Setting FCR[TRAIL] also enables the IIR[EOC] interrupt, described in Section 6.4.2.2.

A request is issued automatically for the remaining number of bytes left in the Receive buffer when the DMAC is removing trailing bytes. The DMAC then empties the contents of the Receive buffer unless the DMA reaches the end of its Descriptor chain. If the DMA reaches the end of the Descriptor chain while removing trailing bytes, the PXA3xx processor is forced to take over because the DMAC can no longer service the UART request until a new chain is linked. In this situation, the UART sets IIR[EOC] if data exists in the Receive FIFO, and if IER[RTOIE] is set, it also sets IIR[TOD]. The remaining bytes must then be removed using Processor I/O mode as described in Section 6.4.2.1.

6.4.2.8 False EOR Due to Character Time-out Expiration

It is possible for a false EOR to be asserted by the UART in the middle of receiving a message if a pause in the remote data transmissions is long enough to cause the timeout counter to expire. This situation causes an EOR to be sent to the DMAC if in DMA mode. If this situation occurs, the EOR is applied to the last byte of data in the FIFO when the DMA responds to the EOR request. The EOR is not applied to the last byte in the FIFO at the time of the character timeout. Therefore, if remote transmission resumes before the DMA responds to the EOR request, the EOR flag is applied to the new data that entered the FIFO and not to the last byte in the FIFO at the time of the character timeout.

6.4.2.9 EOR Must be Serviced Prior to Transmission of New Message

A caveat to this behavior could be encountered under legitimate EOR situations: for example, if message A ends with three bytes in the FIFO, an EOR request is made to the DMAC to remove these bytes. If transmission of a new message B resumes before the DMAC responded to the EOR request of message A, the EOR could be applied to the first byte of message B, if this byte is written into the FIFO before the DMAC responds to message A's EOR request. Although this situation could occur, it would be considered a programming error because the higher communication protocol must prevent message B transmission until the local receiver acknowledges the receipt of message A. The exception to this scenario would be if enough new bytes enter the FIFO to push the FIFO level to its programmed data threshold. If this situation occurs, the request is treated as a normal service request and no EOR flag is asserted to the DMAC.

6.4.3 Auto-Flow Control

Auto-flow control uses the clear-to-send (nCTS) and request-to-send (nRTS) signals to automatically control the flow of data between the UART and external modem. When auto-flow is enabled, the remote device is not allowed to send data unless the UART asserts (that is, sets to 0) nRTS. If the UART de-asserts (that is, sets to 1) nRTS while the remote device is sending data, the remote device is allowed to send one additional byte after nRTS is de-asserted. An overflow could occur if the remote device violates this rule. Likewise, the UART is not allowed to transmit data unless the remote device asserts nCTS (that is, sets to 0). Marvell recommends using this feature

because it increases system efficiency and eliminates the possibility of a receive-FIFO-overflow error due to long interrupt latency.

Auto-flow mode can be used in two ways: full auto-flow, automating both nCTS and nRTS; and half auto-flow, automating only nCTS. Set bits MCR[RTS] and MCR[AFE] to enable full auto-flow. Set MCR[AFE] and clear MCR[RTS] to enable auto-nCTS-only mode.

6.4.3.1 nRTS (UART Output)

When in full Auto-flow mode, nRTS is asserted (0) when the UART FIFO is ready to receive data from the remote transmitter. This scenario occurs when the amount of data in the Receive FIFO is below the programmable trigger threshold value. nRTS is de-asserted (set to 1) when the amount of data in the Receive FIFO reaches the programmable trigger threshold. It is asserted again when enough bytes are removed from the FIFO to lower the data level below the trigger threshold.

6.4.3.2 nCTS (UART Input)

When in full- or half-Auto-flow mode, nCTS is asserted (set to 0) by the remote receiver when the receiver is ready to receive data from the UART. The UART checks nCTS before sending the next byte of data and does not transmit the byte until nCTS is low. The transmitter completes this byte if nCTS goes high while the transfer of a byte is in progress.

If UART transmission is stalled by disabling the UART, none of the interrupts in the Modem Status register (MSR) indicate an interrupt when nCTS re-asserts because disabling the UART also disables interrupts. Marvell recommends using auto-CTS in Auto-flow mode.



Auto-flow mode can be used only in conjunction with FIFO mode.

6.4.4 Auto-Baud-Rate Detection

Note

Each UART supports auto-baud-rate detection. When enabled, the UART counts the number of clock cycles within the start-bit pulse. This number is then written into the Auto- Baud-Count register (ACR; see Table 184) and is used to calculate the baud rate. When the ACR is written, an auto-baud-lock interrupt is generated (if enabled), and the UART automatically programs the Divisor Latch registers with the appropriate baud rate. If preferred, the PXA3xx processor can read ACR and use this information to program DLL and DLH with a baud rate calculated by the PXA3xx processor. After the baud rate has been programmed, the PXA3xx processor verifies that the predetermined characters (usually AT or at) are being received correctly.

If the UART is to program the Divisor Latch registers, software can use either of two methods for auto-baud calculation: table-based and formula-based. The method is selected via the Auto-Baud Control register, bit ABR[ABT]. The baud rates that are seen in most commercial electronics, which are referred to as "common", include baud rates of 9600, 19.2K, 38.4K, 57.6K, 115.2K, 921K, 1.8M, and 3.6M.

- Formula method Only baud rates of 9600, 19.2K, 38.4K, 57.6K, 115.2K, 921K, 1.8M, and 3.6M can be programmed by the UART. This method works well for higher baud rates, but can fail below 28.8 kbps if the remote transmitter's actual baud rate differs by more than one percent of its target.
- Table method is more immune to such errors, because the table rejects uncommon baud rates and rounds to the common ones. The table method allows any baud rate defined by the formula in Section 6.4.7 above 28.8 kbps. Below 28.8 kbps, the only baud rate that can be programmed by the UART is 19200.

April 6, 2009 Released



When the baud rate is detected, the auto-baud circuitry disables itself by clearing ABR[ABE]. To re-enable auto-baud detection, set ABR[ABE] again.

h

Warning

Changing the baud rate is not permitted when actively transmitting or receiving data.

Note

Auto-baud-rate detection is not supported in IrDA (serial infrared) mode.

See Section 6.5.15 for more information on auto-baud.

6.4.5 32-Bit Peripheral Bus

Each UART supports an 8- (default) or 32-bit peripheral bus. If a 32-bit bus is preferred, set the bus bit in the FIFO Control register, FCR[BUS]. The bytes are written in little-endian format (7:0) with byte 3 (the most recent byte) starting at bit 31, byte 2 starting at bit 23, etc.

- 8-bit mode only the least significant byte contains valid data on the peripheral bus. The upper 24 bits are ignored.
- 32-bit mode the UART can read or write partial words of one, two, three, or four continuous bytes from the peripheral bus. The method in which the valid bytes of data are determined differs, depending on whether the transaction is being handled by the DMAC or PIO.
- DMA the DMAC can read or write one, two, three, or four continuous bytes per word. The number of valid bytes available per word is determined internally between the DMAC and the UART.
- PIO the PXA3xx processor is restricted to reading or writing one, two, or four bytes per word. When reading, the PXA3xx processor must read the FIFO Occupancy register (FOR) to retrieve the number of bytes available in the Receive buffer. If the number of bytes available is four or greater, the PXA3xx processor can request any number of bytes per word (except three). If the number is less than four, software must request the proper number of bytes. When three bytes are remaining, software must request either two bytes followed by one byte or one byte followed by two bytes. The UART retrieves unusable data for the invalid bytes if the PXA3xx processor reads more than the number of bytes available in the Receive buffer. The Receive FIFO counters do not increment.

Note

The receive and transmit FIFOs must be enabled when in 32-bit mode.

6.4.6 Serial Infrared Asynchronous Interface

The slow serial-infrared (SIR) interface is used with all three UARTs to support two-way wireless communication that uses infrared transmission. SIR provides a transmit encoder and receive decoder to support a physical link that conforms to the IrDA serial-infrared specification.

The SIR interface does not contain the actual IR LED driver or the receive amplifier. The I/O pins attached to the SIR have only digital CMOS-level signals. SIR supports two-way communication, but full duplex communication is not possible, because reflections from the transmit LED enter the

receiver. SIR supports frequencies up to 115.2 kbps. The baud divisor must be eight or more because the input clock is 14.857 MHz.

Note

This SIR interface should be turned on and off only while the UART module is completely idle and disabled. On-the-fly changes are likely to produce problems and are not recommended.

Bit 2 of the Infrared Selection register (ISR) must be set to 0b1 (see Table 182).

6.4.6.1 Operation

The SIR modulation technique works with 7- or 8-bit characters with an optional parity bit. The data is preceded by a zero-value start bit and ends with one stop bit. The encoding scheme sends a 1.6- μ s pulse 3/16 of a bit wide in the middle of every zero-value bit and sends no pulses for bits with a value of one. The pulse for each zero-value bit must occur, even for consecutive bits with no edge between them. Figure 60 shows an example of transmit/receive operation.

Figure 60: IR Transmit and Receive Example



The top line in Figure 60 shows an asynchronous transmission as it is sent from the UART. The second line shows the pulses generated by the IR encoder at the TXD pin. A 1.6 μ sec pulse is generated in the middle of the START bit and any data bit that is a zero. The third line shows the values received at the RXD input pin. The fourth line shows the receive-decoder output. The receive decoder drives the receive data line low when it detects a pulse. The bottom line shows how the UART receiver interprets the decoder action. This last line is the same as the first, but it is shifted half a bit period. Marvell strongly recommends setting ISR[XMODE] for the transmit pulse width. When ISR[XMODE] is clear, each zero bit has a pulse width of 3/16 of a bit time. ISR[XMODE] must be set to 0b1 so a pulse of 1.6 μ s is generated in the middle of each zero bit. The shorter infrared pulse generated when ISR[XMODE] is set reduces the LED power consumption. At 2400 bps, the LED is normally on for 78 μ s for each zero bit that is transmitted. When ISR[XMODE] is set, the LED is on for only 1.6 μ s. Figure 61 shows an example of XMODE operation.





Note

ISR[XMODE=1] toggles only the transmit pulse width. It does not effect the receive pulse width, which is always set to XMODE = 1.

Figure 61: XMODE Example



To prevent transmitter LED reflection feedback to the receiver, disable the IR receive decoder when the IR transmit encoder transmits data, and disable the IR transmit encoder when the IR receive decoder receives data. RCVEIR and XMITIR must not be set at the same time.

Note

This restriction specifically is to ensure no feedback; no filtering is performed to remove this feedback data.

6.4.7 Programmable Baud-Rate Generator

Each UART contains a programmable baud-rate generator that can take a fixed-input clock and divide it down to generate the preferred baud rate. The baud rate is calculated by taking the 14.7456-MHz fixed-input clock (in regular mode (IER[HSE] = 0)) or the 59.429 MHz clock (in high speed mode (IER[HSE = 1)) and dividing it by 1, 2, 4, 8, 16, 24, 48, or 96. For high speed mode, a divisor of 1 or 2 is required.

The baud-rate generator output frequency is 16 times the baud rate. Two 8-bit Divisor Latch registers (DLL and DLH; see Section 6.5.4, Divisor Latch Registers, Low and High (DLL, DLH)) store the divisor in a 16-bit binary format. Load these divisor latches during initialization to ensure that the baud-rate generator operates properly. The 16X clock stops if each Divisor Latch register is loaded with 0x0.

The RS232 standard requires a clock frequency of 14.7456 MHz, however the processor clock divisors allow only a frequency of 14.857 MHz, which results in a slightly higher baud rate value compared to the standard.

The baud rate of the data shifted into or out of a UART is given by the formula:

In high speed mode (IER[HSE] = 1):


Note

In high speed mode only divisors of 1 and 2 are valid.

In regular mode (IER[HSE] = 0):

$$BaudRate = \frac{14.857 \text{ MHz}}{(16xDivisor)}$$

Note

For example, if the divisor is 24 (in regular mode), the baud rate is 38400 bps.



Warning

Changing the baud rate is not permitted when actively transmitting or receiving data.

Refer to Table 165 for a list of recommended baud rates based on divisor values (DLH:DLL).

Table 165: Recommended Baud Rates

Required Baud Rate	Divisor	14.857 MHz Actual Baud Rate	59.429 MHz Actual Baud Rate
9600	96	9673	—
19200	48	19345	—
38400	24	38690	—
57600	16	58036	
115200	8	116071	
230400	4	232143	
460800	2	464286	_
921600	1	928571	_
1842000	2		1857143
3686400	1		3714286

The divisor reset value is 0x0002. Changing the baud rate (writing to registers DLL and DLH) is not permitted while actively transmitting or receiving data.



6.5 Register Descriptions

Each UART has 13 registers: 12 for UART operation and one for slow serial infrared configuration. They are all 32-bit registers, but only the lower eight bits have valid data. The 12 UART operation registers share nine address locations in the I/O address space.

6.5.1 UART Register Summary

The following tables show the registers and their addresses as offsets of a base address. The base address for each UART is 32 bits. The state of the SLCR[DLAB] bit affects the selection of some UART registers. Software must set the SLCR[DLAB] bit to access the Baud Rate Generator Divisor Latch registers.

Physical Address	LCR[DLAB] Bit Value	Description	Page
		UART 1	
0x4010_0000	0	Receive Buffer Register (RBR)	page 400
0x4010_0000	0	Transmit Holding Registers (THR)	page 400
0x4010_0000	1	Divisor Latch Low Byte Register	page 401
0x4010_0004	1	Divisor Latch High Byte Register	page 401
0x4010_0004	0	Interrupt Enable Register (IER)	page 402
0x4010_0008	Х	Interrupt Identification Register (IIR)	page 406
0x4010_0008	Х	FIFO Control Register (FCR)	page 408
0x4010_000C	Х	Line Control Register (LCR)	page 411
0x4010_0010	Х	Modem Control Register (MCR)	page 413
0x4010_0014	Х	Line Status Register (LSR)	page 415
0x4010_0018	Х	Modem Status Register (MSR)	page 418
0x4010_001C	Х	Scratchpad Register (SCR)	page 420
0x4010_0020	Х	Infrared Selection Register (ISR)	page 420
0x4010_0024	Х	Receive FIFO Occupancy Register (FOR)	page 422
0x4010_0028	Х	Auto-Baud Control Register (ABR)	page 422
0x4010_002C	Х	Auto-Baud Count Register (ACR)	page 423
		UART 2	
0x4020_0000	0	Receive Buffer Register (RBR)	page 400
0x4020_0000	0	Transmit Holding Registers (THR)	page 400
0x4020_0000	1	Divisor Latch Low Byte Register	page 401

Table 166: Register Summary

Physical Address	LCR[DLAB] Bit Value	Description	Page
0x4020_0004	1	Divisor Latch High Byte Register	page 401
0x4020_0004	0	Interrupt Enable Register (IER)	page 402
0x4020_0008	Х	Interrupt Identification Register (IIR)	page 406
0x4020_0008	Х	FIFO Control Register (FCR)	page 408
0x4020_000C	Х	Line Control Register (LCR)	page 411
0x4020_0010	Х	Modem Control Register (MCR)	page 413
0x4020_0014	Х	Line Status Register (LSR)	page 415
0x4020_0018	Х	Modem Status Register (MSR)	page 418
0x4020_001C	Х	Scratchpad Register (SCR)	page 420
0x4020_0020	Х	Infrared Selection Register (ISR)	page 420
0x4020_0024	Х	Receive FIFO Occupancy Register (FOR)	page 422
0x4020_0028	Х	Auto-Baud Control Register (ABR)	page 422
0x4020_002C	Х	Auto-Baud Count Register (ACR)	page 423
		UART 3	
0x4070_0000	0	Receive Buffer Register (RBR)	page 400
0x4070_0000	0	Transmit Holding Registers (THR)	page 400
0x4070_0000	1	Divisor Latch Low Byte Register	page 401
0x4070_0004	1	Divisor Latch High Byte Register	page 401
0x4070_0004	0	Interrupt Enable Register (IER)	page 402
0x4070_0008	Х	Interrupt Identification Register (IIR)	page 406
0x4070_0008	Х	FIFO Control Register (FCR)	page 408
0x4070_000C	Х	Line Control Register (LCR)	page 411
0x4070_0010	Х	Modem Control Register (MCR)	page 413
0x4070_0014	Х	Line Status Register (LSR)	page 415
0x4070_0018	Х	Modem Status Register (MSR)	page 418
0x4070_001C	Х	Scratchpad Register (SCR)	page 420
0x4070_0020	Х	Infrared Selection Register (ISR)	page 420
0x4070_0024	Х	Receive FIFO Occupancy Register (FOR)	page 422

Table 166: Register Summary



Table 166: Register Summary

Physical Address	LCR[DLAB] Bit Value	Description	Page
0x4070_0028	Х	Auto-Baud Control Register (ABR)	page 422
0x4070_002C	Х	Auto-Baud Count Register (ACR)	page 423

6.5.2 Receive Buffer Register (RBR)

In non-FIFO mode, RBR (described in Table 168) holds the character(s) received by the UART Receive Shift register. If RBR is configured to use fewer than eight bits, the bits are right-justified and the most significant bits (MSB) are zeroed. Reading the register empties the register and clears LSR[DR].

RBR latches the value of the data byte at the front of the FIFO in FIFO mode.

Table 168: RBR Bit Definitions

			Ρh	ysi	cal	Ad	ldre	ess																								
		0)	(40	10_	000	00 -	- U	AR	Т1						RΒ	R1																
		0)	(40)	20_	000	00 -	- U		T2						RB	R2										UA	RTs	5				
		03	(40	/U_ CR	וחזי	υυ - ι Δ β	- U 81-	A K 0)	13						ĸв	КJ																
							-1-	•) 																								
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Byt	te 3	;						Byt	e 2							By	ie 1							Byt	te 0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	its			Acc	es	s		Na	me										De	scr	ipti	ion								
		31	:24				R			By	te 3		By	te 3	(Or	nly ∖	/alio	d in :	32-l	oit p	erip	hera	al b	us n	nod	e)						
	31:24 R Byte 3 Byte 3 (C 24:16 R Byte 2 Byte 2 (C													(Or	۱y ۱	/alio	d in :	32-l	oit p	erip	hera	al b	us n	nod	e)							
		1	5:8				R			By	te 1		By	te 1	(Or	۱y ۱	/alio	d in :	32-l	oit p	erip	hera	al b	us n	nod	e)						
		7	':0				R			By	te 0		By	te 0																		

6.5.3 Transmit Holding Registers (THR)

THR holds the data byte(s) to be transmitted next in non-FIFO mode. When the Transmit Shift register (TSR) is emptied, the contents of THR are loaded into the TSR and LSR[TDRQ] is set.

A Write to THR puts data into the top of the FIFO in FIFO mode. The data at the front of the FIFO is loaded into the TSR when the TSR is empty.

Table 169: THR Bit Definitions



6.5.4 Divisor Latch Registers, Low and High (DLL, DLH)

DLL and DLH, described in Table 170 and Table 171, contain the divisor for the programmable baud-rate generator, as described in Section 6.4.7. Access these registers with word Writes.

Note

If both the DLH and DLL registers need to be changed, write the DLH register first, read back the DLH value, then write the DLL register. This gurantees internal timings/coherency.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



6.5.4.1 Divisor Latch Low Byte Register

Table 170: DLL Bit Definitions



6.5.4.2 Divisor Latch High Byte Register



Table 171: DLH Bit Definitions

6.5.5 Interrupt Enable Register (IER)

IER, described in Table 172, enables the five types of interrupts that set a value in the Interrupt Identification register (IIR). Software must clear the appropriate bit in IER to disable an interrupt. Software can enable some interrupts by setting the appropriate bit.

The character timeout-indication interrupt is separated from the received data-available interrupt to ensure that the PXA3xx processor and the DMA controller do not service the Receive FIFO at the same time. When a character-timeout-indication interrupt occurs, the PXA3xx processor must handle the data in the Receive FIFO through programmed I/O.

An error interrupt is used when DMA requests are enabled. The interrupt is generated when LSR[7] is set, because a receive DMA request is not generated when the Receive FIFO has an error. The

error interrupt tells the PXA3xx processor to handle the data in the Receive FIFO through programmed I/O. The error interrupt is enabled when DMA requests are enabled, and it cannot be masked. Receiver line-status interrupts occur when the error is at the front of the FIFO.

L	

Note

When DMA requests are enabled and an interrupt occurs, software must first read LSR to see if an error interrupt exists, then check IIR for the source of the interrupt. Software must read ISR to determine the error condition if an interrupt occurs and LSR[FIFOE] is clear. DMA requests are automatically enabled when the last error byte is read from the FIFO. Software is not required to check for the error interrupt if DMA requests are disabled because an error interrupt occurs only when DMA requests are enabled.

IER[7] is used to enable DMA requests. The IER also contains the unit enable and NRZ coding enable control bits. Bits 7 through 4 are used differently from the standard 16550A register definition.

Note

Software must not set DMAE while the TIE or RAVIE bits are set to ensure that the DMA controller and programmed I/O do not access the same FIFO.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Table 172: IER Bit Definitions (Sheet 1 of 3)

		0> 0> 0>	Ph (40) (40) (40) (L	ysi 10_ 20_ 70_ .CR	cal 000 000 000 [DI	Ad 04 - 04 - 04 - LAE	ldre - U - U - U 3]=	ess AR ⁻ AR ⁻ AR ⁻ 0)	Г1 Г2 Г3						IEI IEI IEI	R1 R2 R3										UAI	RTs	i				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x Only			<u>.</u>		Reserved														DMAE	UUE	NRZE	RTOIE	MIE	RLSE	TIE	RAVIE						
PXA31x and PXA30x Only											Res	ser	ved											HSE	DMAE	UUE	NRZE	RTOIE	MIE	RLSE	TIE	RAVIE
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0
		Bi	ts			Acc	ess	3		Na	me										De	scr	ipti	on								
		3	1:9			-	_		I	rese	erve	d	res	erv	əd																	



Table 172: IER Bit Definitions (Sheet 2 of 3)



		0 0 0	Ph x40 x40 x40 (I	ysi 10_ 20_ 70_ _CR	ca _00 _00 _00 R[[]	1 Ad 004 - 004 - 004 - 004 -	dre - U - U - U 3]=0	ess ART ART ART D)	Г1 Г2 Г3						IE IE IE	R1 R2 R3										UAI	RTs	;				
User Settings																																
Bit	31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x Only											Res	serv	/ed											Reserved	DMAE	UUE	NRZE	RTOIE	MIE	RLSE	TIE	RAVIE
PXA31x and PXA30x Only		? ?																														
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0
		В	its			Acc	ess	6		Na	me										De	scr	ipti	ion								
			2			R	/W			RL	SE		Re 0 = 1 =	ceiv Re Re	er cei cei	Line ver l ver l	Sta ine ine	tus stat stat	Inte us i us i	errup nter nter	ot E rup rup	nab t dis t en	le: (able able	(Sou ed ed	irce	IIR	[IID]):				
			1			R	/W			Т	IE		Tra 0 = 1 =	nsn Tra Tra	nit I ans ans	Data mit I mit I	I Re FIFC FIFC	que) da) da	est li ita r ita r	nter equ equ	rupt est est	En inte inte	able rrup rrup	e: (S ot dis ot en	our sab iabl	ce I led ed	IR[I	ID])	:			
			0			R	/W			RA	VIE		Re 0 = 1 =	ceiv Re Re	er cei cei	Data ver (ver (a Av data data	aila ava ava	ble ailat ailat	Inte ble (ble (rrup trige trig	ot Er ger t ger	habl thre thre	le: (sho sho	Sou Id re Id r	irce each eacl	IIR[ned) hed	IID] inte) int): erru erru	pt d pt e	isat nat	led

Table 172: IER Bit Definitions (Sheet 3 of 3)



6.5.6 Interrupt Identification Register (IIR)

The UART prioritizes interrupts in four levels (see Table 173) and records them in the IIR. The IIR stores information that indicates that a prioritized interrupt is pending and identifies the source of the interrupt.

The error interrupt is reported separately in LSR. In non-DMA mode, IIR is updated immediately to signify the error interrupt. In DMA mode, IIR is not updated until the error is at the bottom of the FIFO, which could be much later than when the error interrupt occurred. Software must check for the error interrupt before it checks IIR.

The interrupt is de-asserted if additional data is received before a receiver time-out interrupt is serviced.

IIR contains an interrupt-pending bit (nIP). An interrupt is pending from the UART when IIR[nIP] is clear. When IIR[nIP] is set, no interrupt is pending, regardless of the state of the other bits in the IIR register. This condition may occur when the condition that causes an interrupt is removed before the interrupt is cleared.

This is a read-only register. Ignore reads from reserved bits.

Priority Level	Interrupt Origin
1 (highest)	Receiver line status: one or more error bits were set.
2	Received data is available. In FIFO mode, the trigger threshold was reached. In non-FIFO mode, RBR has data.
2	Receiver time-out occurred. Occurs only in FIFO mode, when data is in the Receive FIFO but no data has been sent for a set time period.
3	Transmitter requests data. In FIFO mode, the Transmit FIFO is at least half empty. In non-FIFO mode, the THR has been transmitted.
4 (lowest)	Modem status: one or more modem input signals have changed state.

Table 173: Interrupt Conditions

Table 174: IIR Bit Definitions (Sheet 1 of 2)



		0) 0) 0)	Ph (40) (40) (40)	ysi 10_ 20_ 70_	cal 000 000 000	Ad - 8(- 8(- 8(ldre - U/ - U/ - U/	AR AR AR AR	Г1 Г2 Г3						F F F	२१ २२ २३										UA	RTs					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											R	ese	rve	ed												FIFOES	EOC	ABL	TOD		≘	ЧI
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	1
		В	ts			Acc	ess	5		Na	me										De	scr	ipt	ion						·		
		7	:6				R		FI	FOE	ES[1	:0]	FIF 00 01 10 11	= 0 M - N - re - re - FI	/lod on- esei esei FO	e Ei FIF(vec mo	nab Om i de i	le S ode s se	tatu is s	is: sele ted	cte	d FIF	OE	= 1))							
	5 R EOC DMA End of Descriptor Chain: (See Section 6.4.5) 0 = DMA has not signaled the end of its programmed Descriptor chain: 1 = DMA has signaled the end of its programmed Descriptor chain.															in.																
			4			I	R			A	BL		Au 0 = 1 =	to-b Au (Dl Div	bau to-b _R). ∕iso	d Lo auc r La	ock I cir tch	(se cuiti regi	e <mark>So</mark> ry ha	ectio as r rs ([on 6 not DLR	5.4.4 prog १) pr	1) gran ogr	nme amr	d D nec)ivis I by	or La auto	atch o-ba	reç ud (gist circ	ers uitry	<i>.</i>
			3			I	R			т	D		Tin 0 = 1 =	ne C : No : Tin	Dut tim	Det le or out i	ect ut in nter	ed (iterr rupt	(see upt t is p	e <mark>Se</mark> is p pen	ctio enc ding	o <mark>n 6</mark> . ding g. (F	4.2 TIFC	.1.2) ma) ode	onl	y)					
		2	::1			I	R			IID	[1:0]		Inte 00 01 10 11 Tat	erru – M – Tr – R – R ole 1	pt S ode ans ece ece 80)	Sour em S smit ivec ive	ce E Statu FIF d da erro	Enco us ((O ro ta a or (C	ode CTS equ ivail)ver	d: S, D ests able run	SR, s da e , pa	, RI, ita rity,	DC frai	D n	nod g, b	em : reał	sign k, Fli	als FO	cha errc	nge or. S	ed st	ate)
			0			I	R			n	IP		Inte 0 = 1 =	erru Inte No	pt F erru inte	Penc pt is erru	ling s pe pt is	: ndir s pe	ng (ndir	acti ng	ve l	ow)										

Table 174: IIR Bit Definitions (Sheet 2 of 2)

Table 175 shows the priority, type, and source of the Interrupt Identification register interrupts. It also gives the reset condition used to de-assert the interrupts. Bits[3:0] of the IIR register represent priority encoded interrupts. Bits[7:4] do not.

Table 175: Interrupt Identification Register (IIR) Decode

Interru bits	up	ot	ID			Interrupt	SET/RESET	Function	
		3	2	1	0	Priority	Туре	Source	RESET Control
nIP		0	0	0	1		None	No interrupt is pending.	_

Copyright © 2009 Marvell



Interru bits	ıpt	ID			Interrupt	SET/RESET	Function	
	3	2	1	0	Priority	Туре	Source	RESET Control
IID[11]	0	1	1	0	Highest	Receiver Line Status	Overrun Error, Parity Error, Framing Error, Break Interrupt.	Reading the Line Status register.
IID[10]	0	1	0	0	Second Highest	Received Data	Non-FIFO mode: Receive buffer is full.	Non-FIFO mode: Reading the Receiver Buffer register.
						Available.	FIFO mode: trigger threshold was reached.	FIFO mode: Reading bytes until the Receive FIFO drops below trigger threshold or setting.
TOD	1	1	0	0	Second Highest	Character Time-out indication.	FIFO mode only: At least 1 character is left in the Receive buffer indicating trailing bytes.	Reading the Receive FIFO or setting FCR[RESETRF].
IID[01]	0	0	1	0	Third Highest	Transmit FIFO Data Request	Non-FIFO mode: Transmit Holding register Empty	Reading the IIR register (if the source of the interrupt) or writing into the Transmit Holding register.
							FIFO mode: Transmit FIFO has half or less than half data.	Reading the IIR register (if the source of the interrupt) or writing to the Transmit FIFO.
IID[00]	0	0	0	0	Fourth Highest	Modem Status	Clear to Send, Data Set Ready, Ring Indicator, Received Line Signal Detect.	Reading the Modem Status register.
						N	on Prioritized Interrupts:	·
ABL		2	1		None	Auto-baud Lock indication	Auto-baud circuitry has locked onto the baud rate.	Reading the IIR register
EOC		Ę	5		None	DMA End of Descriptor Chain	The DMA has reached the end of its programmed Descriptor chain.	Reading the IIR register

Table 175: Interrupt Identification Register (IIR) Decode (Continued)

6.5.7 FIFO Control Register (FCR)

FCR, described in Table 176, is a write-only register that is located at the same address as the IIR, which is a read-only register. FCR enables/disables the transmit/Receive FIFOs, clears the transmit/Receive FIFOs, and sets the Receive FIFO trigger threshold.



Note

The trigger level must be equal to the DMA burst length programmed in the DMA registers.

Interrupt Trigger Level — When the number of bytes in the Receive FIFO equals the interrupt trigger level programmed into this field and the received-data-available interrupt is enabled (via IER), an interrupt is generated and appropriate bits are set in the IIR. The receive DMA request

is generated as well when trigger level is reached. The trigger level must be greater than or equal to the DMA burst size programmed in the DMA registers.

- 32-bit Peripheral Bus When clear, the UART ignores any information in the upper three bytes of the 32-bit bus. A full- or partial-word Read or Write to the UART with this bit clear increments the FIFO counters by only one byte. If this bit is set, a full- or partial-word Read or Write increments the counter by the number of valid bytes within the word.
- Trailing Bytes When clear, trailing bytes are handled by the PXA3xx processor. When set, trailing bytes are handled automatically by the DMA controller. See the DMA chapter for more information.
- Transmit Interrupt Level Setting TIL causes transmitter interrupts and DMA requests to occur when the Transmit FIFO is empty. Clearing TIL causes transmitter interrupts and DMA requests to occur when the Transmit FIFO is half empty.
- Reset Transmit FIFO When RESETTF is set, the Transmit FIFO counter is reset to clear all the bytes in the FIFO. The LSR[TDRQ] bit is set, generating a transmitter-requests-data interrupt (IIR[IID]) if IER[TIE] is set. The Transmit Shift register is not reset; it completes the current transmission. Any DMA or transmit-FIFO-service-request interrupts are cleared.



RESETTF is reset to 0 automatically after the FIFO is cleared.

Reset Receive FIFO — When RESETRF is set, the Receive FIFO counter is reset to clear all the bytes in the FIFO. LSR[DR] is cleared. All error bits in the FIFO and the LSR[FIFOE] bit are cleared. Any error bits (OE, PE, FE, or BI) that had been set in LSR remain set. The Receive Shift register is not cleared. Any DMA or receive-FIFO-service-request interrupts are cleared.



Note

Note

RESETRF is reset automatically to 0 after the FIFO is cleared.

Transmit and Receive FIFO Enable — TRFIFOE enables and disables the transmit and Receive FIFOs. When TRFIFOE is set, both FIFOs are enabled (FIFO mode). When TRFIFOE is clear, the FIFOs are both disabled (non-FIFO mode). Writing 0b0 to this bit clears all bytes in both FIFOs. When changing from FIFO mode to non-FIFO mode and vice versa, data is cleared automatically from the FIFOs. Any DMA or FIFO-service-request interrupts are cleared when TRFIFOE is clear.



Note

This bit must be 1 when other bits in this register are written, or the other bits are not programmed.

This is a write-only register. Write 0b0 to reserved bits.



Table 176: FCR Bit Definitions

		0 0 0	Ph x40 x40 x40 x40	ysi 10_ 20_ 70_	0 _0 _0	al A 008 008 008	ddi – l – l – l	es Jai Jai Jai	S RT RT RT	1 2 3						F F F	FCF FCF FCF	1 2 2 3												I	JA	RTs					
User Settings																																					
Bit	31	30	29	28	2	72	6 2	52	4 2	23 2	22	21	20	19	18	1	17	6	15	1	14	13	1	2	11	10	9	8	3	7	6	5	4	3	2	1	0
												R	es	erve	€d															Ē	1 -	BUS	TRAIL	Ц	RESETTF	RESETRF	TRFIFOE
Reset	?	?	?	?	•	? 7	?	1	?	?	?	?	?	?	?		?	?	?		?	?	•	?	?	?	?	?	,	0	0	0	0	0	0	0	0
		В	its			Ac	ces	s		١	lar	ne													De	sc	rip	tio	n								
		3	1:8				—			re	se	rve	FCR2 FCR3UARTs20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2Image: ServedImage: Served <td></td> <td></td>																								
		-	7:6				W				IT	JS		Inte Wh trig gei rec Obi Obi Obi Obi Obi 32- 0 =	erru nen iger ceive nera ques 00 - 01 - 11 - - Bit - Bit	P th atom atom P	t Trine n hres d-da ed a is a 1 by 8 by 16 t 32 t Perip t pe	gg um shc ita- anc ilsc vte yte yte yte yte phe	ler l nbe old -ava d ap o ge or s or es o es o es o es o heral	Le r pr ai pr ai pr m r r or B al	eve of rog lat oro ner mo mo mo mo mo mo mo mo l b	el (t byt grar ole pria ate e ir ore ore ore s us	hrees nn int d v F in F in	res s in terr b terr b FIF FIF n F	hol the the trup its a en 0 c FO IFC	d) e R tis tis are the cau cau cau cau cau cau	ece his ena set triç ses use	ive fiel able inte s in es i es i	F Id ed the r t err te int	IFC and via e III hre rupt rrup erru erru	ec I th the R. 1 sho (N ot a upt upt	quals e Fhe old is ot va and and	s the rece rea alid DMA DM	e int n in eive ache in E A re A re	erru DM ed. MAA ques eque	pt ipti A st est est	s ode)
											Reserved Image:																										
		? ?																																			
			3				W				ΤI	L		Tra 0 = 1 =	ansr = Int = Int	ni ei ei	itter rrup rrup	In t/C t/C	terr DMA DMA	u A A	pt rec rec	Lev que que	/el st st	l wł	ner ner	FI FI	FO FO	is h is e	nal em	lf er npty	npt	y.					
			2				W			RE	ESE	ΞTT	F	Re Wr Th dat reg 0 = 1 =	set nen e TI ta in giste = Wr = Th	T R Dl ite r it	ran RES RQ erru is r ing Tra	sm ET bit pt, ot 0 h	it F TF in t if t cle nas	IF is th ai n F	FO s s le l e T rec FIF	et, LSF TE d, a effe O i	all R is bit nd ect s c	th ss tin dit	e b et a th coi	yte anc e IE mpl d	s in the R r ete	the IIF regi s th	e T R s iste	Frar shov er is cur	nsm ws s se ren	nit Fl a tra et. T it tra	FO nsr he ⁻ nsn	are nitte Frar niss	clea r re smi on.	areo que t Sh	d. ests hift
			1				W			RE	ESE	TR	٢	Re Wr Th FIF had cle 0 = 1 =	set nen EOE d be areo areo = Wr	R R R l t e d. t e	Rece BES bit oit in on s If t ing Re	eive ET in th et i he 0 h cei	e Fl RF the le L in L IIR nas ive	Fit LSS rnF	SR SR SR SR SR SR SR SR SR SR SR SR SR S	et, R is are are d be effe O is	all re e c e si eei ect	l th ese clea till n s clea	e b are set set	oyte o 0. d. <i>A</i> to r	s ir All ny ne f	the the err Rec ive	e I e e or cei d (Rec error bits ve s data	eiv bi s, C Shi a av	te FI ts in DE, F ft req vaila	FO the PE, giste	are FIF FE er is it is	clea O a or B not s cle	arec nd I, th are	I. the nat d.

Copyright © 2009 Marvell



Table 176: FCR Bit Definitions (Continued)

6.5.8 Line Control Register (LCR)

LCR, defined in Table 177, specifies the format for the asynchronous data-communications exchange. The serial-data format consists of a start bit, eight data bits, an optional parity bit, and one stop bit. LCR has bits that allow access to the Divisor Latch registers and bits that can cause a break condition.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 177: LCR Bit Definitions

Copyright © 2009 Marvell



Table 177: LCR Bit Definitions (Continued)

		0 x 0 x 0 x	Ph 40 402 402	ysi 10_ 20_ 70_	ca 00 00	I Ad 00C 00C 00C	ldre - U - U - U	ess AR AR AR	T1 T2 T3							R1 R2 R3										UAI	RTs					
User Settings	24	20	20	20	-	7 96	25	24	2.2	22	24	20		4.0	47	1.6	4.5		4.2	4.2	4.4	10	0	0	7	6	E	4	2	2		•
ы	31	30	29	20	2	/ 20	25	24	23	22	R	ese	ve	d	17	10	15	14	13	12	11	10	9	0	DLAB ~	SB	зткүр ^о	4 Sd3	ہ PEN	STB		MLX
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0
		Bi	ts			Acc	es	s		Na	me										De	scr	ipt	ion								
			7			R	/W			DL	AB		Divi Mus gen Rec D = 1 =	sor era eiv acc (RE acc	La e s tor e b ces BR) ces	et to duri ouffe s Tra), an s Di	Acc ng a r, th ansi d IE viso	ess a R e T mit R. r La	s Bit s the ead rans Holo atch	e D or V smit ding reg	iviso Nrite Ho reg iste	or La e op Idino giste ers (I	atch era g re er (T DLL	tion giste HR)	iste . Mu er, c), Ri d DI	ers o ust b or th ecei _H)	f the le cl e IE ve E	e ba ear R. Buff	to a er re	rate cce egis	ss t	:he
		7 R/W DLAB Divisor Latch Access Bit Must be set to access the Divisor Latch registers of the baud-rate generator during a Read or Write operation. Must be clear to access Receive buffer, the Transmit Holding register, or the IER. 0 = access Transmit Holding register, or the IER. 0 = access Transmit Holding register (THR), Receive Buffer regist (RBR), and IER. 1 = access Divisor Latch registers (DLL and DLH) 6 R/W SB Set Break Causes a break condition to be transmitted to the receiving UART only on the TXD pin and has no effect on the transmit logic. In FIF mode, wait until the transmitter is idle (LSR[TEMT]=1] to set and c SB. 0 = no effect on TXD output 1 = forces TXD output to 0 (space) 5 5 R/W STKYP 5 R/W STKYP														: Ao O clea	cts ır															
		ł	5			R	/W			STI	ΥP		Stic For EPS = 0, 0 = 1 =	ky I S bi ST no fore	Par the tra KY effe	rity e bit ather /P is ect c par	vali tha ign on p ity b	ue a in tl iore arit pit te	at th he p ed. y bit o be	e p arit op	arity y va pos	[,] bit lue.	loca Th	atior is st ⊃S b	n to ops oit v	be t par	he c ity g	oppo jene	osite erati	e of on.	the If P	ΈN
			4			R	/W			Eł	⊃S		Eve If PI 0 = 1 =	n P EN Sei Sei	Pari = (nds nds	ty S), EF s or o s or o	elec PS is cheo cheo	:t s ig cks cks	nore for o	ed. odd eve	pai n pa	ity arity										
		;	3			R	/W			PI	ΞN		Pari Ena rece 0 = 1 =	ity I ble epti No Pai	Ena es a on. pa rity	able par rity	ity t	oit te	o be	ge	nera	ated	on	trar	ismi	issic	on o	r ch	eck	ed c	'n	
		2	2			R	/W			S	ΤВ		Stop Spe cha This 0 = 1 =	o Bi cifi rac s bit 1 s res	its ter. t m top	the i Wh ust l bit red	num en i pe c	ibei ece	r of s eivin r.	stop g, t	o bit he r	s tra ece	insr	nitte che	ed a ecks	nd r s onl	ecei y th	vec e fir	d in e rst s	eacł top	n bit.	

Physical Address LCR1 0x4010_000C - UART1 LCR2 UARTs 0x4020_000C - UART2 LCR3 0x4070_000C - UART3 User Settings Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Δ. DLAB PEN STKYF S S B SB ΕĎ Reserved ST ≥ 0 0 0 0 0 Bits Access Name Description R/W 1:0 WLS[1:0] Word Length Select Specifies the number of data bits in each transmitted or received character. 00 - reserved 01 - reserved 10 - 7-bit character 11 – 8-bit character

Table 177: LCR Bit Definitions (Continued)

6.5.9 Modem Control Register (MCR)

MCR, defined in Table 178, uses the modem control pins nRTS and nDTR to control the interface with a modem or data set. MCR also controls the loopback mode. Loopback mode must be enabled before the UART is enabled.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 178: MCR Bit Definitions



Table 178: MCR Bit Definitions (Continued)

Physical Address 0x4070_0010 - UART1 xd020_0010 - UART3 WCR1 MCR2 MCR3 Uarts User interings UARTS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Access Name Description Bits Access Name Description 4 Access Name Vertice Uarts Colspan="2">Colspan="2" Item is a colspan="2" Item is a colspan="2" Uarts Item is a colspan="2" Uarts Value Uarts Colspan="2" Item is a colspan="2"																																	
WCR1 MCR2 MCR3 UARTS ULARTS U																																	
Bit	31	30	29	28	2	7 26	25	24	4 23	22	21	20 1	19 [·]	18	17	7 16	15	14	4 13	1	2	11	10	9	8	7	6	5	5 4	3	2	1	0
	Physical Address 0x4020_0010 - UART3 MCR1 MCR2 MCR3 UARTs Jacer trings Image: Control - UART3 MCR1 MCR3 UARTs Jacer trings Image: Control - UART3 MCR1 MCR3 UARTs Jacer trings Image: Control - UART3 MCR1 MCR3 UARTs Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3 Image: Control - UART3 Image: Control - UART3 Jacer Trings Image: Control - UART3<																																
Reset	Warts Users Users <t< th=""></t<>																																
	Physical Address 0x4070_0010 - UART1 MCR3 UART5 User: 0x4070_0010 - UART3 User: 0x100_0010 - UART3 User: 0x100_0010 - UART3 UART5 User: 0x100_0010 - UART3 USER: 0x100_0010 - UART3 </th																																
	Physical Address MCR1 MCR2 MCR3 UARTS a 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved UARTS a 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved UARTS b Reserved UARTS c 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2																																
			3			F	2/W			OL	JT2		00 ⁻ 00 ⁻ 0 = 1 = Whe 0 = 1 =	T2 en l UA UA en l MS MS	Sig COI LO RT RT LO SR[SR[gnal (nnec OP i T inte T inte OP i DCD	Con ts th s cle rrup rrup s se 0] fo 0] fo	tro ne ea ot i ot i et, rce rce	ol: UAR ir: is dis is en inter ed to ed to	ab ab rup 0b	int ole olec pts b0 b1	erri d d s alv	upt (way	outp s go	out t	the	the ir e PX	nte A3	rrup Bxx p	t cor	trol	ler	unit.
			2			F	R∕W			οι	JT1	- 	Test Use 0 = 1 =	t Bi ed o Foi Foi	it only rce rce	y in lo MSI MSI	oopl R[R R[R	ba I] t I] t	ick m to 0b to 0b	100 1	de.	lt i	s igi	nore	ed o	th	erwis	se.					

		0) 0) 0)	Ph (40 (40 (40	ysi 10_ 20_ 70_	cal 00 00 00	Ad 10 - 10 - 10 -	idre - U - U	AR AR AR AR	T1 T2 T3						M C M C M C	CR1 CR2 CR3		_			_					UA	RTs					
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												R	ese	erve	ed												AFE	LOOP	0 U T 2	0 U T 1	RTS	DTR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0
		В	its			Acc	ces	S		Na	me										De	scr	ipt	ion								
			1			R	2/W			R	ΤS		Re 0 = nR nR 1 = Au Au	que No TS TS Au to-R to-R	st te n-A pin to-f tS	o So is 1 is 0 low dis ena	end -flov mo able able	v mo de ed. A d. A	ode Auto	o-flov -flov	w w v wo	orks	s on wit	ly w h bc	rith a oth a	auto	o-CT	S. Sa	nd a	auto	-RT	S.
			0			R	2/W			D	TR		Da 0 = 1 =	ta T = nD = nD	erm TR TR	nina pin pin	l Re is 1 is 0	ady														

Table 178: MCR Bit Definitions (Continued)

6.5.10 Line Status Register (LSR)

LSR, defined in Table 179, provides data-transfer status information to the PXA3xx processor. In non-FIFO mode, LSR[4:2] show the error status of the character that has just been received. In FIFO mode, LSR[4:2] show the status bits of the character that is currently at the front of the FIFO.

LSR[4:1] produce a receiver-line-status interrupt when the corresponding conditions are detected and the interrupt is enabled. In FIFO mode, the receiver-line-status interrupt occurs only when the erroneous character reaches the front of the FIFO. If the erroneous character is not at the front of the FIFO, a line-status interrupt is generated after the other characters are read, and the erroneous character becomes the character at the front of the FIFO.

LSR must be read before the erroneous character is read. LSR[4:1] remain set until software reads LSR.

See Section 6.4.2.4 for details on using the DMAC to receive data.

This is a read-only register. Ignore reads from reserved bits.



Table 179: LSR Bit Definitions

		0 0 0	Ph x40 x40 x40 x40	ysi 10_ 20_ 70_	C 0 0	al A 014 014 014	\d 	dre - U - U - U	ess AR AR AR	Г1 Г2 Г3						L L L	LSR1 LSR2 LSR3												UAI	RTs	i				
User Settings																			Ι																
Bit	31	30	29	28	2	27 2	6	25	24	23	22	21	20	19	18	1	17 16	15	•	14	13	12	2 1	1	10	9	8	7	6	5	4	3	2	1	0
												R	es	erve	ed													FIFOE	TEMT	TDRQ	8	Ш	Ш	Ľ	B B
Reset	?	?	?	?		?	?	?	?	?	?	?	?	?	?		??	?		?	?	?	?	?	?	?	?	0	1	1	0	0	0	0	0
		В	its			A	c	es	5		Na	me											0	Des	scr	ipti	ion								
		3	81:8				_	_		1	rese	rve	d	res	serv	e	d																		
			6				F	۲ ۲			TE	OE MT		FIF In the of the door hav set DM trigg FIF not inte 0 = 1 = Tra	FO E non ere is the es r ve b t) ar for t en FO, t en FO, t en erru = No = At	Er-F schoendert Dalpf Flemi	rror St FIFO r at lea haract ot rese een re d FIFC quest hresh DMA re bled (t. FIFO east o itter E	atu: mod st o cers t th ad f is g old. is g old. is g old. is ne c mpt	s: le n'ir is rose cesto cherty	e, th e pa n th s bit com set com conc conc conc conc conc conc conc	nis b arity he F t. FI the rate ce th are cle rors acte	oit i y e FC FC FI e e re ar) ar)	is c erro DE IFC erro eve erro erro erro erro (n F	clea or, f A I is I D. I or i ece Rece	ar. I fran PX/ reso f DN nter whe s ha bled OE eive	n Fl hing A3x: et w MA rrup en tl ave au set FlF e Fl	IFO y err x pr /her requ t is he f bee tom doe =0 IFO	mo or, oce a all ger Rec atic es n ha:	ide, or bi sso erro ts ar iera eive lear ally. ot g	FIF reak r Reconect re en ted, FIF ed t If D ene	CE inc ad ous nab and O n oy r oy r rate	is s dicat of tl cha led d nc reac eadi A rec e an	et w ion ract ract (IEF hes ng t ques	the for SF iser the sts or	en r any R soit 7 ve ne s are
														Se bot trai set em 0 =	t wh th ei nsm t wh ipty. = Th reg = All	ne mit e gi:	en the npty. It shift n the re is c ster, c he da	Tra is c regi Tra lata or th ta ir	n: cle is n: ii e	smi ter smi n th FIF	it Ho con it FI ne tr FO. trai	old wh ntai FC rar	ding ien ins Da nsn	g re eit a a nd nit	egis her dat the shif	ter the a ch tra t re s be	and Tranara Insn gist	the ans icte nit s er, f	tran mit I r. In hift he ⊺ fted	nsm Hold FIF regi Fran out.	it sl ing O n stei	hift r reg node r are it He	egis iste e, T e bo oldir	ste r o EN th	er are or the MT is
			5				F	ર			TD	RQ		Train Inc train to t is s rec cha train Ho in t in I dat cha 0 = 1 =	ansr licat nsm the l set a ques arac nsm ldin the l FCF ta. li arac = Th	ni tenis Pi ar stenit g F f f ctene	it Data s that ssion. XA3x nd ger s and er is tr t shift regis IFO h has b more ers ar ers ar re is c	a Re the In a pro- pro- regi er. ave een thar e lo lata	e l ac ofe is In b st ii F	que UAI ddit ces es t es t ter. f f f bee set. 64 t. n th FIF(st: RT i ion, sor the ode ed fi Th FO n lo It is cha ne h O h	is r th DN e an ror e t mo ad s c arac arac	rea his her MA ire bit bit lode lode bit lode bi	ady bit re ena he is c e, ⁻ are ers g r	to cau ne tr que able Tra clea TDF to th are egis	acc uses ans est t ed nsn red RQ i hen loa ster ess	ept s the smit o th The mit H wit is se shift the adec	a n e U. dat e D Hold h th e FII d int FIF	ew c ART a re MA RQ ling e lo hen hen jiste =O h o th	char to i que con bit i regi adir hal r or has e FI aaitin ata	act ssu st ir trol s so ste ig c f of the mo FO g t	er fo le a hter ller i the re th re th re th re th o be	or n inf rupt f DN hen o th cha SET han e ex shif	er AA a an Ta ha ce	rupt nable smit cters F bit alf ss

		l 0x4 0x4 0x4	Ph 40 402 402	ysi 10_ 20_ 70_	cal 001 001 001	Ad - 44 - 14 - 14	ldre - U - U - U	ess AR AR AR	Г1 Г2 Г3						L: L: L:	SR1 SR2 SR3											UA	RT	s				
User Settings																																	
Bit	31	30 2	29	28	27	26	25	24	23	22	21	20 1	9 1	8	17	7 16	15	14	4 1	3	12	11	10	9	8	7	76	5	4	3	2	1	0
											R	eser	/ed														FIFOE TEMT	TDRO		Ë	Ч	ОЕ	DR
Reset	?	?	?	?	?	?	?	?	?	?	?	? '	2	?	?	?	?	?	, .	?	?	?	?	?	?	0) 1	1	0	0	0	0	0
	Physical Address LSR1 0x4020_0014 - UART3 LSR3 0x4070_0014 - UART3 LSR3 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Vertice Vertice Vertice Vertice																																
		4					R			E	31	E fr b r c c r C 1	real I is III-w it + Sgar Sond Scei = N = B	k I se or sto FC rdl itic ve Jo Sre	Int et v rd op on ed br ed	erru wher trans bit) node so of for t char reak k sig	ot: mission BI e, or the he actor sign	e re ssid is d ler cha er. nal rec	ece on f clea one ngtl arac harac	ive im are e c n o cte s b ed	ed c ie (t id w ihar of th ir at	lata the /hei act act be b the n re	inp tota n th er e real e fro	out i ll tin e P qua k cc ont c	s he ne c XA3 Il to Il to ondit	eld of s 0x tior e F	low f start b oproc 00, is n. Bl FIFO	or I bit + sess s loa shc no	ong da sor i ade ws t the	er th ta bi ead d int the l	an a ts + s the o the orea ost re	a par e LS e FI k ecei	ity SR. FO htly
		4 R BI Break Interrupt: BI is set when the received data input is held low for longer than full-word transmission time (the total time of start bit + data bits + bit + stop bit). BI is cleared when the PXA3xx processor reads th In FIFO mode, only one character equal to 0x00, is loaded into th regardless of the length of the break condition. BI shows the break condition for the character at the front of the FIFO, not the most r received character. 3 R FE Framing Error: FE indicates that the received character did not have a valid stop is set when the bit following the last data bit or parity bit is detecte 0. FE is cleared when the PXA3xx processor reads the LSR. The will resynchronize after a framing error. To do this, it assumes this framing error was due to the next start bit, so it samples this start twice and then reads in the data. In FIFO mode, FE shows a fram error for the character. 0 No Framing error 1 In Sumple the set of the received character. 0 No Framing error 1 In super the set of the received character. 0 No Framing error 1 In No for the most runce 1 Invalid stop bit has been detected 2 R PE 2 R PE															top ecte The tha tart fram st re	bit. d to UA t the bit iing cen	FE be RT Ə														
		2				I	R			P	È	F li c c c C 1	arity ven pon roce hara = N = P	y E ate ol de ess act act act act act act act	Eri es r c lete so tei tei rity	ror that odd p ectio or rea r at t r. arity y erro	the barit n of ids he f erro	re y, a the ror or as	ecei as s par e LS nt o	ve sele ity SR. f th	d da ecte r err . In ne F	ata ed k for a FIF FIF(cha by tl and O r D, n	irac ne e is c nod ot tl	ter o ven lear e, P ne n	doe rec E	es no arity d whe show st rec	t ha sele n th s a cent	ave ect k ne F pai	the o bit. P YXA3 ity e eceiv	corre E is 3xx rror /ed	ect set	the
		1				I	R			C	DΕ	C li n f 6 b b c c 0 1	over ot re ecei 4 by een ear = N = R	ru n- ea ve /te di ed	in FI id ed. es liso d v da ce	Erron FO r by th of th carde vhen ata h	nod ne P e F ed. the as l lata	e, i XA IFC DE P2 Dee ha	indi 3x: cha 2 ai 3 is XA: en I as b	rac re se 3xx osi	ites oroc cter full t up k pr t en lo	that is l and oon oce	at da sor l ost d the det esso	ata i befo In e m ecti or re	n th ore t FIF(ost i on c ads	e F he O r rec of a	Recei e next mode cently an ov ne LS	ve ch , O rec erru R.	Buff arao E in ceiv un c	er re cter v dica ed b condi	egist was tes yte tion	er v that has and	vas all d

Table 179: LSR Bit Definitions (Continued)



Table 179: LSR Bit Definitions (Continued)



6.5.11 Modem Status Register (MSR)

Note

MSR provides the current state of the control lines from the modem or data set (or a peripheral device emulating a modem) to the PXA3xx processor. In addition to this current state information, four MSR bits provide change information. MSR[3:0] are set when a control input from the modem changes state. They are cleared when the PXA3xx processor reads MSR.

The status of the modem control lines does not affect the FIFOs. IER[MIE] must be set to use these lines for flow control. The interrupt service routine must disable the UART when an interrupt occurs on one of the flow-control pins. The UART continues transmission/reception of the current character and then stops. The contents of the FIFOs are preserved. If the UART is re-enabled, transmission continues where it stopped.



When bit 0, 1, 2, or 3 is set, a modem-status interrupt is generated if IER[MIE] is set.

This is a read-only register. Ignore reads from reserved bits.

		000	Ph (x40) (x40) (x40) (x40)	ys 10 20 70	sic)_()_()_(ca 00 00	IA 018 018 018	d d _ _ _	re UA UA	ss AR AR AR	Г1 Г2 Г3					r r	M S M S M S	R1 R2 R3											UA	RT	5				
User Settings																																			
Bit	31	3	0 29	2	8	27	7 2	6 2	5	24	23	22	21	20 1	9 18	3	17	16	15	1	4 1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
	Physical Address 0x4020_0018 - UART3 MSR1 MSR2 MSR3 UART5 rai 0x4020_0018 - UART3 MSR3 Image: Complement of the table of table of the table of the table of																																		
Reset	?	?	?	1	,	?	2		?	?	?	?	?	? ?	?		?	?	?	1	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0
		E	Bits	_			Ac	ce	ss	;		Na	me											De	sci	ipt	ion				·	·			
	Physical Address 0x4070_0018 - UART1 0x4020_0018 - UART2 0x4070_0018 - UART3 MSR1 MSR2 MSR2 UART3 Image: Set integration of the construction of the const																																		
			7					R				D	CD	D C N 0 1	ata omp CR = nl = nl	Ca ole [O DC	arri eme OUT CD CD	ier D ent c 2] if pin pin	ete of th MC is 1 is 0	ct e CR	t: dat R[LC	a-0 00	car P]	ier- s s	·det et.	ect	(nD	CD	inp	ut.	Equ	ivale	ent t	0	
	Physical Address 0x4010_0018 - UART2 0x4070_0018 - UART3 MSR1 MSR2 MSR3 UARTs 31 30 29 28 27 26 25 24 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Teserved Teserved Teserved Teserved Teserved 31:3 reserved reserv														JU-	T1]																			
		11 30 29 28 27 6 5 4 3 2 Reserved Reserved G 2 2 2 7 7 6 5 4 3 2 Reserved Description 31:8 — reserved Description 31:8 — reserved Description 31:8 — reserved 7 R DCD Data Carrier Detect: Complement of the data-carrier-detect (nDCD) input. Equivalent to MCR[UOT] is set. 0 = nDCD pin is 0 6 R DCD Data Carrier Detect: Complement of the data-carrier-detect (nDCD) input. Equivalent to MCR[C 6 R DCD Data Set Ready: Complement of the data-set-ready (nDSR) input. Equivalent to MCR[C 6 R DSR Data Set Ready: Complement of the data-set-ready (nDSR) input. Equivalent to MCR[C 6 R <th colsp<="" td=""><th></th><td></td></th>														<th></th> <td></td>																			
		Bits Access Name Description 31:8 reserved reserved 7 R DCD Data Carrier Detect: Complement of the data-carrier-detect (nDCD) input. Equivalent to MCR[OUT2] if MCR[LOOP] is set. 0 = nDCD pin is 1 1 = nDCD pin is 0 6 R RI Ring Indicator: Complement of the ring-indicator (nRI) input. Equivalent to MCR[u if MCR[LOOP] is set. 0 = nRI pin is 0 5 R DSR Data Set Ready: Complement of the data-set-ready (nDSR) input. Equivalent to MCR[DTR] if MCR[LOOP] is set. 0 = nDSR pin is 1 1 = nDSR pin is 1 1 = nDSR pin is 0 4 R CTS Clear to Send: Complement of the clear-to-send (nCTS) input. Equivalent to MCR if MCR[LOOP] is set. 0 = nCTS pin is 1 1 = nCTS pin is 0 3 R DDCD Delta Data Carrier Detect: 0 = No change in nDCD pin since last read of MSR 1 = nDCD pin has changed state														R[R	тзј																		
		130 29 28 27 26 25 24 23 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 2 ? </td <th></th> <td></td>																																	
			2					R				TE	RI	T 0 1	ailir = nl = nl	ng RI RI	Ed pir pir	dge n ha n ha	Ring s no s cł	g I ot na	Indi cha ange	ca ing ed :	tor: ged sta	fro te	m 0	to	1 sir	nce	last	rea	d o	fMS	R		
			1					R				DD	SR	D 0 1	elta = N = nl	D 0 DS	ata cha SR	a Se ange pin	t Re e in has	ea nl c	idy: DSI char	R p ige	oin : ed s	sinc	e la e	ist r	ead	of	MSF	ł					
			0					R				DC	тs	MSR1 MSR2 MSR3 UARTS 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 eserved USECTION OPECTION OPECTION																					

Table 180: MSR Bit Definitions



6.5.12 Scratchpad Register (SCR)

SCR, defined in Table 181, has no effect on the UART. It is intended as a scratchpad register for use by programmers and is included for 16550A compatibility.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Table 181: SCR Bit Definitions

		0 x 0 x 0 x	Ph 40 40 40 40	ysi 10_ 20_ 70_	cal 001 001 001	Ad C- C- C-	dre - U - U	ess AR AR AR	T1 T2 T3						SC SC SC	R1 R2 R3										UA	RTs	;				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											R	ese	erve	ed												5	SCR	AT	СН	PA	כ	
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0
		Bi	ts		1	Acc	ess	5		Na	me										De	scr	ipti	on								
		3′	1:8			_	_		I	rese	erve	d	res	erve	ed																	
		7	:0			R	/W		sc	RA	TCF D	IPA	No	effe	ect c	on L	JAR	T fu	ncti	ions	;											

6.5.13 Infrared Selection Register (ISR)

Each UART can manage an IrDA module associated with it. ISR controls the IrDA functions (see Section 6.4.6).

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		0: 0: 0:	Ph x40 x40 x40	ysi 10_ 20_ 70_	cal 002 002	Ad 20- 20- 20-	ldre - U - U - U	ess AR AR AR	T1 T2 T3		-	-	-	-	IS IS IS	R1 R2 R3	-	-	-	-	-		-	-		UAI	RTs	;				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											·		res	erv	/ed					·			·					RXPL	TXPL	XMODE	RCVEIR	XMITIR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0
		в	its			Acc	es	S		Na	me										De	scr	ipt	ion								
		3	1:5			-	_			rese	erve	d	res	erv	əd																	
			4			R	/W			RX	(PL		Re 0 = 1 =	ceiv SII	re D R de R de	ata ecoc	Pol der t der t	arity take take	/: s po s ne	ositi ega	ve p tive	ouls puls	es a ses	as zo as z	eros	S IS						

Table 182: ISR Bit Definitions

Copyright © 2009 Marvell

		0x4 0x4 0x4	² h 40 40 40	ysi 10_ 20_ 70_	ca 00 00	al Ad 020 020 020	1dr - U - U - U	ess AR AR AR	T1 T2 T3						S S S	R1 R2 R3				1						UAI	RTs					
User Settings																																
Bit	31	30 2	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													res	erv	ed													RXPL	TXPL	XMODE	RCVEIF	XMITIR
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0
	Physical Address ISR1 0x4010_0020 - UART1 ISR2 0x4070_0020 - UART3 ISR3 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 reserved reserved 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7															_																
	1 mystein radiuss ISR1 1SR2 UARTs 0x4020_0020_UART3 ISR3 31 30_29_28_27_26_25_24_23_22_21_20_19_18_17_16_15_14_13_12_11_10_9_8_7_6_5_4_3_2_1 1 30_29_28_27_26_25_24_23_22_21_20_19_18_17_16_15_14_13_12_11_10_9_8_7_6_5_4_3_2_1 1 4 4 4 4 0 0 0 0 0 0 0 0 Bits Access Name Description 2 R/W 3 R/W 4 Access 4 Access 4 Access 5 R/W 5 R/W 5 R/W 5 R/W 4 Access 4 Access 4 Access																															
		1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 reserved reserved reserved reserved Image: Second Sec														DА .6 µ 3/16	us 6 of															
		2 2 <th2< th=""> <th2< th=""> <th2< th=""></th2<></th2<></th2<>														y th n all ectly	e v to															
		0				R	2/W			XM	ITIR	R	Tra Wh pro XM UA Wh nor car XM 0 = 1 =	Insmi Ices ITIF RT's Ien f mal Car ITIF Tra Tra	nitte XM sed (is s T) ran ly h use (is nsr nsr	er S ITIR by clea XD s smi igh a fa set nitte	R E the ar, a sign tter defa alse er is	inab set, IrDA II clo al is SIR ault stat in L in ir	le: the A er ocki en stat rt bi JAR	nor nco nne able te, s it ur RT n	mal der l to th ected e is switc nless node mode	TXI befo he Ir d dir set, set, ches s the de	D or ore i DA ectl the to a e inf	utpu t is f enc y to TXI a no frare	it fro fed code the D or orma ed L	om t to th er is e dev utpu ally l ED	he l bloo vice it pii low is d	UAR ckec pin. n, w defa	RT is ce p d an hich ault led	s in. If id th is is state befo	e n a e. T ore	ĥis

Table 182: ISR Bit Definitions (Continued)



6.5.14 Receive FIFO Occupancy Register (FOR)

FOR, described in Table 183, shows the number of bytes currently remaining the Receive FIFO. FOR can be used to determine the number of trailing bytes to remove in the case when the DMA reaches the end of its Descriptor chain or when FCR[TRAIL] is clear, which indicates that the PXA3xx processor removes trailing bytes as opposed to the DMA (see Section 6.4.2.7). FOR is incremented once for each byte of data written to the Receive FIFO and decremented once for each byte Read.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Table 183: FOR Bit Definitions

		0) 0) 0)	Ph (40 (40 (40	ysi 10_ 20_ 70_	cal 002 002 002	Ad 24- 24- 24-	dre - U/ - U/ - U/	ess AR AR AR AR	Т1 Т2 Т3						FO FO FO	R1 R2 R3									I	UAI	RTs	i				
User Settings																																
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Reserved															2	1	0														
		1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 Reserved															E	зүт	Е (col	JИ.	Т										
Reset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Reserved EVENUE ?															0	0	0														
		В	its			Acc	ess	5		Na	me										De	scr	ipti	ion								
		3	1:6			-	_			rese	erve	d	res	erve	əd																	
		5	6:0			R	/W			BY CO	TE UN	Г	Nu	mbe	er of	f by	tes	(0-6	3) r	ema	ainir	ng in	the	e Re	ceiv	ve F	FIFC)				

6.5.15 Auto-Baud Control Register (ABR)

ABR, described in Table 184, controls the functionality and options for auto-baud-rate detection within the UART. Through this register, software can enable/disable the auto-baud-lock interrupt, direct either the PXA3xx processor or the UART to program the final baud rate in the Divisor Latch registers, and choose between two methods used to calculate the final baud rate.

The auto-baud circuitry counts the number of clocks in the start bit and writes this count into the Auto-Baud Count register (ACR). It then interrupts the PXA3xx processor if ABR[ABLIE] is set. It also programs automatically the Divisor Latch registers (DLL and DLH) if ABR[ABUP] is set.

See Section 6.4.4 for more information on auto-baud rate.



Note

Auto-baud-rate detection is not supported in IrDA serial-infrared mode.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		0) 0) 0)	Ph x 40 x 40 x 40	ysi 10_ 20_ 70_	cal 002 002	Ad 28- 28- 28-	ldre - U - U - U	ess AR AR AR	T1 T2 T3						AB AB AB	R1 R2 R3										UAI	RTs	;				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserved								ABT ABUP ABUP ABLIE ABL																	
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0
	Bits				Access Name					Description																						
	31:4			_				reserved re					reserved																			
	3			R/W				ABT				 0 = Formula used to calculate baud rates, allowing all possible baud rates to be chosen by UART as shown in Section 6.4.2.1.2 1 = Table used to calculate baud rates, which limits UART to choosing common baud rates 																				
	2				R/W				ABUP			0 = PXA3xx processor Programs Divisor Latch registers 1 = UART Programs Divisor Latch registers																				
	1			1 R/W				ABLIE			0 = Auto-baud-lock interrupt disabled (Source IIR[ABL]) 1 = Auto-baud-lock interrupt enabled (Source IIR[ABL])																					
	0 R/W				ABE				0 = Auto-baud disabled 1 = Auto-baud enabled																							

Table 184: ABR Bit Definitions

6.5.16 Auto-Baud Count Register (ACR)

ACR, defined in Table 185, stores the number of input clock cycles within a start-bit pulse. This value is then used by the PXA3xx processor or the UART to calculate the baud rate. If auto-baud mode (ABR[ABE]) and auto-baud interrupts (ABR[ABLIE]) are enabled, the UART interrupts the PXA3xx processor with the auto-baud-lock interrupt (IIR[ABL]) after it has written the count value into ACR. The value is written regardless of the state of the auto-baud UART program bit, (ABR[ABUP]).

This is a read-only register. Ignore reads from reserved bits.



Table 185: ACR Bit Definitions

Copyright © 2009 Marvell



7 Consumer Infrared Unit

7.1 Overview

The consumer infrared unit (CIR) enables the PXA3xx processors to control consumer devices remotely such as televisions and VCRs.

Since there are several existing standards in the market (RC-5, RC-5 extended, RC-6, etc.), the module design is generic and flexible. This allows the module to be compatible with many existing standards.

There are no CIR controller differences among the PXA32x processor, PXA31x processor or PXA30x processor.

7.2 Features

The consumer infrared unit has the following features:

- Supports existing standards—RC-5, RC-5 extended, and RC-6
- Supports normal "1" or "0" and short "1" or "0" symbol types with programmable symbol lengths
- Programmable modulation frequency
- Programmable duty cycle for the modulation wave (for power saving)
- Double buffer for input stream
- Supports Manchester coding
- One system-level interrupt that indicates empty buffer or end-of-transmission

7.3 Signal Description

This section describes the I/O signal used by the CIR interface.

Table 186 lists the pin that connects the CIR and the IR LED diode.

Table 186: CIR I/O Signals

Name	Туре	Description						
CIR_OUT	output	CIR unit output that drives the IR LED diode						

7.4 Operation

The unit consists of four main blocks:

- Modulator—Generates the modulation wave.
- Symbol Generator—Determines the symbol period and value.
- Input Symbols—Gets the streaming symbols from the software and supplies them to the symbol generator.
- Manchester Machine—Generates Manchester coding on the streaming symbols, if required.

The unit output is comprised of modulated waves that are generated by the modulator. The modulator can be configured to output periodic amplitude-modulated pulses or an unmodulated NRZ logic level of the signal (simple "0" and "1"). The period and duty cycle of the modulated pulses can



be varied by writing the desired values into the pulse-width comparator and modulation- period comparator.

The input-symbols block gets the symbols from the software, processes them and feeds them sequentially to the symbol generator through the Manchester machine (if the CIR Control register Manchester-enable bit has been asserted).

A block diagram of the consumer infrared unit is shown in Figure 62.

Figure 62: CIR Block Diagram



7.4.1 Programming Sequence

The programming sequence to transmit one CIR burst is as follows:

- 1. Configure modulator wave by writing required values for the pulse-width and modulation- period comparators, CIRPW[PW] and CIRMP[MP], respectively (see Table 190 and Table 191).
- Configure the symbols to be used by writing the number of modulation cycles and unmod bit in each CIR Symbol Length registers (CIRN0, CIRN1, CIRS0, CIRS1) (see Table 192 through Table 195).
- 3. Write the total number of symbols to CIRNS[SYMCNT] (see Table 196).
- 4. Write the first 16 symbols (32 bits) in the CIR Buffer register, CIRBUFF (see Table 197).
- 5. Configure the CIR Control register, CIRCR, and enable the unit operation by setting CIR_Enable and CLK_Enable (see Table 198).
- 6. When the CIR interrupt is asserted, read the interrupt indication bits, CIRIR[EOT] and CIRIR[EB] (see Table 200). If CIRIR[EOT] is asserted, the transfer is complete. The CIR_Enable is cleared by hardware. CLK_Enable can be cleared via software if the unit is idle for some time. Clear the CIRIR[EOT] bit and assert software reset (see Table 8-4) prior to restarting a new transfer. If CIRIR[EOT] is not asserted, but CIRIR[EB] is, the buffer needs reloading. If this is the last buffer to be loaded, mask the CIRIR[EB] interrupt. Load the buffer with new data. The CIRIR[EB] interrupt is cleared automatically when the buffer is loaded with new data.

7.4.2 Input Clock Frequency

Normally the CIR unit is clocked with the UART clock running 14.857 MHz. All of the calculations in this document reference this frequency. However, in S0/D0CS/C0 low-power mode, the CIR unit clock runs at 12 MHz. Thus, use 12 MHz in calculations if configuring the CIR for use during S0/D0CS/C0.

7.4.3 Modulator

The modulator block generates a continuous modulated waveform as configured in the pulse-width and modulation-period comparators, defined in Table 190 and Table 191.

An 11-bit counter connected to the 14.857-MHz clock supplies the timing for this unit. To control the modulation waveform, write values to two comparators:

- Pulse Width Comparator—Determines the pulse width of the modulated wave pulses by specifying the duration a signal can take a logic-high level during the total period of the modulated waveform. For power conservation, the logic-high duration may be shortened.
- Modulation Period Comparator—Determines the period of the modulated waveform.

The period of the modulated waveform is generated by the following sequence. The counter begins counting up from zero. The output of the modulator remains asserted (logic high) until the counter reaches the pulse-width comparator value. The output then de-asserts until the counter reaches the modulation-period comparator value. The counter is then reset to zero, and the modulator output asserts again. One cycle of the modulation wave is shown in Figure 63.

The maximum frequency of the modulated waveform is 14.857 MHz/2 = 7.4285 MHz and the minimum is 14.857 MHz/2047 = 7.258

Details of the modulator comparator registers are shown in Table 190 and Table 191.





Counter = CIRMP[MP] and counter is reset to 0

Since the counter is connected to the 14.857-MHz clock, each step of the counter represents 67.31 ns (1/14.857 MHz). For example, the pulse-width comparator is set to 930 (62.6 μs) and the modulation-period comparator to 1859 (125.1 μs), an 8-kHz modulation wave with 50% duty cycle is generated.

7.4.4 Symbol Generator

This block determines how many modulation cycles are produced for each symbol period and if the output passes NRZ (unmodulated signal) for this period of modulation waves or modulation waves.

Copyright © 2009 Marvell



There are four possible symbols and a Configuration register for each, as shown in Table 192–Table 195.

N1/S1 symbols represent 1 logic, and N0/S0 symbols represent 0 logic.

The normal symbols (N0/N1) and short symbols (S0/S1) are programmed to different periods. The normal symbols are used for transmitting regular bits and the short symbols are used for start bits that require a short period.

The main parameter for each symbol is the period, which is measured in "number of modulation cycles" (CIRN0, CIRN1, CIRS0, CIRS1).

There is also support for unmodulated signals (NRZ coding), so the 1 symbols (N1, S1) have an unmod bit that determines if the output produces modulation waves or simple 1 for the symbol period. There is no such bit for the 0 symbols (N0, S0) because they should produce 0 in any case for the given symbol period.

Figure 64 shows an example of the N1 and N0 symbols.

Figure 64: N1/N0 Symbol Example



Before the CIR is started, configure the Symbol Length registers according to the preferred standard (RC-5, RC-6...).

When the CIR is enabled, according to the "symbol selector," (generated at the input symbol block and explained in Section 7.4.5) one of the four available CIR Symbol Length registers (CIRN0, CIRN1, CIRS0, CIRS1) is selected. The value contained within the register is loaded to the N modulator counter. If applicable, the corresponding unmod bit is also loaded.

When the count reaches zero, the next Symbol register value is loaded to the down counter. Each symbol can consist of a *maximum* of 127 modulation periods. Thus, a stream of symbols produces an output stream of periods of modulation and zero (when the unmod bit is 0b0).



Note

Actual symbol length is guaranteed to be +/- 5% of the nominal programmed value. Changing the Symbol Length registers, in particular the N value, while data is being transmitted is likely to cause unpredictable results and is thus not supported.

7.4.5 Input Symbol

This block gets the input symbols from the software and feeds them sequentially to the rest of the unit.Each symbol is represented by two bits. Table 187 lists the available symbols.

Table 187: Symbol Look-Up Table

Symbol	Representation
N0	00
N1	01
S0	10
S1	11

The LSB of the symbol represents the symbol value (0 or 1) and the MSB represent the symbol type (normal/short).

Before CIR operation, software needs to write the first symbols, which is a maximum of 16 symbols at once, to the CIRBUFF (CIR Buffer register) (shown in Table 197) and then write the number of symbols in this burst to the CIRNS register that is described in Table 197. After a first transmission, which does not send the entire contents of the CIRBUFF register, a second transmission to send the rest of the contents without first reloading the CIRBUFF register is unsupported.

The CIR unit transmits the symbols sequentially from the CIRBUFF register, LSB to MSB.

After the CIR unit is enabled, the CIRBUFF register content is transferred to the Shift register. The empty-buffer interrupt is asserted and the next command code can be written to the CIRBUFF register.

The first symbol, the two LSB bits of the Buffer register, is sent from the Buffer register to the Shift register and then to the symbol selector in the symbol generator block. If Manchester coding is enabled, the Manchester block processes the symbol before it reaches the symbol-generator block.

After the "reload next symbol" signal is asserted, the counter decreases by 1 and the next symbol from the Shift register is supplied to the "symbol selector".

When the counter reaches zero, a "finish sending" interrupt is asserted, so the next Buffer register can loaded to the Shift register.

7.4.6 Manchester Machine

This block is used to generate Manchester code from the input symbol stream, if needed.

Figure 65 shows an example for Manchester coding.



Figure 65: Manchester Coding Example



The input to this block is the symbols from the "input symbols" block. If no Manchester coding is required, this block passes the symbols from input to output without any action.

As shown in Figure 65, each original symbol is translated to two symbols: 0 is translated to the sequence 1, 0; 1 is translated to the sequence 0,1. So when Manchester coding is required (see Table 198 for specific enable bit), each symbol from the block input (coming from the Shift register) translates to two symbols at the block output (symbol selector of the symbol- generator block), according to the table in Table 188.

Input Symbol	Output Symbols†						
NO	N1, N0						
N1	N0, N1						
SO	S0, S0						
S1	S1, S1						
The left symbol is the first one to be sent (for example, in the first row N1 is sent first and N0 after)							

Table 188: Manchester Machine

Manchester code is given only for "N" symbols and not "S" symbols (as can be see from Table 188).

Since the Manchester coding block generates two symbols for each symbol transmission, the actual symbol rate is half of the "input symbol" rate.

7.4.7 Interrupts

The CIR interrupt can result from one of two possible events:

- Empty-Buffer Interrupt (EB)—Indicates that the receiving buffer is empty and ready for new data.
- End-of-Transmission Interrupt (EOT)—Indicates the end of the current data-burst. The end of transmission comes once after the completion of each burst.

After interrupt assertion, software must read the interrupt indication bits CIRIR[EOT] and CIRIR[EB] to determine which interrupts were asserted (see Table 200). If CIRIR[EOT] is asserted, the transfer is complete and the CIRCR[CIR_Enable] (see Table 198) is cleared by hardware. CLK_Enable (see Table 198) can be cleared via software if the unit is idle for some time. Clear CIRIR[EOT] and then

set CIRCR[SW_Reset] (see Table 198) prior to restarting a new transfer. If CIRIR[EOT] is not set, but CIRIR[EB] is set, the buffer needs reloading. If this is the last buffer to be loaded, mask the CIRIR[EB] interrupt. Load the buffer with new data. The CIRIR[EB] interrupt is cleared automatically when the buffer is loaded with new data.

Both of the CIR unit secondary interrupts have a mask bit (described in Table 200) that affects only the CIR primary interrupt signal to the interrupt controller unit. When EOT or EB secondary interrupt conditions occur, they always are indicated by CIRIR[EOT] and CIRIR[EB], whether or not the mask bits are asserted. Clearing the mask bit(s) enables the CIR unit interrupt signal to set the primary interrupt in the interrupt controller unit. Whenever a transmission is initiated, an EB interrupt is present unless the EB interrupt is masked, even if the contents of the N-Symbol counter register is a number less than the number of symbols contained in the buffer. For example, if 16 symbols are written to the buffer and the transmission length is set to 4, an immediate EB interrupt occurs when the transmission begins, even though the entire contents of the buffer have not been transmitted.

7.4.8 Timing

This section describes the relationship between modulation period, symbol duration and frequency, and the minimum and maximum symbol rate derived from configuring the CIR Unit registers.

An example of N1/N0 symbols and their relation to the modulation wave is shown in Figure 64.

7.4.8.1 Modulation Frequency

The input clock for this module is the 14.857-MHz clock (the UART clock), so each step of the counter represents 67.31 ns (= 1 / 14.857 MHz). The one exception is during S0/D0CS/C0 lowpower mode. In this mode, the CIR runs at 12 MHz, and each step of the counter represents 83.33 ns (=1 / 12 MHz).

Since the counter width is 11 bits, the minimum frequency the unit can generate is:

14.857MHz / (2^11-1) = 7.258 kHz

and the maximum frequency is 14.857MHz/2 (comparator set to two).

The duty cycle of this wave is very flexible due to two comparators (11 bits each) that can control it. For example, if the pulse-width comparator is set to 930 (62.6 µs) and the modulation-period comparator to 1859 (125.1 µs), an 8-kHz modulation wave with 50% duty cycle is generated.

7.4.8.2 Symbol Frequency

This frequency is determined by the number of modulation waves per symbol.

In general, the symbol rate is calculated by the following equation:

Symbol freq. = (modulation period) ² (modulation cycles)

Since each symbol duration is represented by 7 bits (Table 192 - Table 195), one symbol duration is equal to maximum of 2⁷ modulation cycles and a restriction of maximum 128 symbols is made.

As seen in Section 7.4.8.1, the minimum modulation frequency is 7.258 kHz ==> minimum symbol rate is:



Min Symbol freq. =
$$\frac{1}{\langle \max \text{ modulation period} \rangle^2 \langle \max \text{ modulation cycles} \rangle} = \frac{1}{\frac{1}{7.258K}^2 127} = 57.15Hz$$

When Manchester code has been used, each symbol is represented by two symbols (Table 188), so the above minimum symbol rate is:

Min Symbol freq. =
$$\frac{1}{2^2 \langle \text{modulation period} \rangle^2 \langle \text{modulation cycles} \rangle} = \frac{1}{2^2 \frac{1}{7.258K}^2 127} = 28.58 Hz$$

The maximum symbol rate is when the selected symbol length register (CIRS0, CIRS1, CIRN0 or CIRN1) is set to 2, and the modulation frequency is set to its maximum frequency to 14.857 MHz / 2 resulting in a symbol frequency of 3.714 MHz.



Note

Actual symbol frequency is guaranteed to be +/- 5% of the nominal programmed value.

7.4.8.3 Buffer Transmission Time

The buffer transmission time is the time it takes to transmit all of the symbols in the current buffer. This time is calculated by multiplying the symbol count times the symbol length times the modulation period. The buffer transmission time must be greater than 800 μ s to avoid interrupt latency issues when reloading the buffer. If the buffer transmission time is shorter than 800 μ s then an underrun condition may occur, resulting in wrong data being transmitted until the buffer is reloaded.

7.4.9 Software-Supported Protocols

Although many of the protocols are supported directly in hardware, use care when configuring them to achieve the best results. This section provides a reference for some standard protocols that are commonly used.

7.4.9.1 RC5 Protocol

The protocol uses Manchester coding of a 36 kHz IR carrier frequency with the pulse/pause ratio of 1/3 or 1/4, to reduce power consumption.

All bits are of equal length of 1.778 ms in the RC5 protocol, with half of the bit time filled with a burst of the 36 kHz carrier and the other half being idle.

A logical zero is represented by a burst in the first half of the bit time. A logical one is represented by a burst in the second half of the bit time.

Example 1: Example of a 1, 0, 0, 1, 1, 0, 1, 0 Transmission

This example shows transmission of 1, 0, 0, 1, 1, 0, 1, 0:

The symbol N1 represents 1 and N0 represents 0.

32 cycles of the modulation wave for a 0 symbol (889 μ S carrier burst)

CIR_N0SR = 0x0000_0020

32 cycles of the modulation wave for a 1 symbol (889 μS carrier burst)

CIR_N1SR = 0x0000_0020
Short symbols are not used CIR_S0SR = "don't care" CIR_S1SR = "don't care"

Modulation pulse is 25% duty cycle 413 / 4 =~ 103

CIR_PWC = 0x0000_0067

Frequency of modulation should be 36Khz (14.857 MHz / 36 kHz = 413)

CIR_MPC = 0x0000_019D

Activate the Manchester encoding:

CIR_CR = 0x0000_0033

We actually send 8 symbols CIR_NSC = 0x0000_0008

symbols are N1,N0,N0,N1,N1,N0,N1,N0, 2 bits each CIR_BR = 0x0000_4144

7.5 Register Descriptions

There are ten 32-bit registers within the CIR block: eight Control registers, one Data register and one Status register.

7.5.1 Register Summary

Table 189 shows the CIR register allocations in the PXA3xx processors memory map.

Address	Description	Page
0x41D0_0000	CIR Pulse Width Comparator Register (CIRPW)	page 434
0x41D0_0004	CIR Modulation Period Comparator Register (CIRMP)	page 434
0x41D0_0008	CIR N0 Symbol Length Register (CIRN0)	page 434
0x41D0_000C	CIR N1 Symbol Length Register (CIRN1)	page 435
0x41D0_0010	CIR S0 Symbol Length Register (CIRS0)	page 435
0x41D0_0014	CIR S1 Symbol Length Register (CIRS1)	page 436
0x41D0_0018	CIR Buffer Register (CIRBUFF)	page 437
0x41D0_001C	CIR Number of Symbols Register (CIRNS)	page 436
0x41D0_0020	CIR Control Register (CIRCR)	page 438
0x41D0_0024	CIR Interrupt Register (CIRIR)	page 438
0x41D0_0028 - 0x41FF_FFF	reserved	

Table 189: Register Summary



7.5.2 CIR Pulse Width Comparator Register (CIRPW)

The CIR Pulse Width Comparator register is described in Table 190.

Table 190: CIRPW Bit Definitions



7.5.3 CIR Modulation Period Comparator Register (CIRMP)

The CIR Modulation Period Comparator register is described in Table 191.



Table 191: CIRMP Bit Definitions

7.5.4 CIR N0 Symbol Length Register (CIRN0)

The CIR N0 Symbol Length register is described in Table 192.

Table 192: CIRN0 Bit Definitions



7.5.5 CIR N1 Symbol Length Register (CIRN1)

The CIR N1 Symbol Length register is described in Table 193.



Table 193: CIRN1 Bit Definitions

7.5.6 CIR S0 Symbol Length Register (CIRS0)

The CIR S0 Symbol Length register is described in Table 194.



Table 194: CIRS0 Bit Definitions



7.5.7 CIR S1 Symbol Length Register (CIRS1)

The CIR S1 Symbol Length register is described in Table 195.



Table 195: CIRS1 Bit Definitions

7.5.8 CIR Number of Symbols Register (CIRNS)

The CIR Number of Symbols register is described in Table 196.

Copyright © 2009 Marvell

Physical Address CIRNS CIR 41D0 001C User Settings 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 Bit 8 7 6 5 4 3 2 1 0 reserved SYMCNT ? Reset ? ? ? 0 0 0 0 0 0 0 Bits Access Name Description 31:7 reserved _ _ Symbol Count: 6:0 R/W SYMCNT Total number of symbols to be sent. Caution • This value must not be changed during operation

Table 196: CIRNS Bit Definitions

7.5.9 CIR Buffer Register (CIRBUFF)

The CIR Buffer register is described in Table 197.



Table 197: CIRBUFF Bit Definitions



7.5.10 CIR Control Register (CIRCR)

This register contains the unit-configuration, the CIR-enable, and clock-enable bits. The details of the register are shown in Table 198.

Table 198: CIRCR Bit Definitions



CIR unit output dependence on the CIR-enable bit and clock-enable bit is shown in Table 199.

Copyright © 2009 Marvell

CIR_Enable	CLK_Enable	CIR Output
0	0	No transmissions occur.
0	1	Continual S0 symbols (logic low) are transmitted.
1	0	reserved
1	1	If CIRNS[SYMCNT] > 0, the contents of CIRBUFF are transmitted. If CIRNS[SYMCNT] = 0, continual S0 symbols (logic zero) are transmitted.

Table 199: Enable Bits

As shown in Table 198, clearing SW_Reset and then re-setting it performs a software reset on the CIR controller. If SW_Reset remains cleared, the unit cannot operate.

This software reset does not affect the configuration registers. Asserting this reset causes the unit to return to its initial state, but the configuration registers remain as they were.

If the CIR-enable or clock-enable bits are turned off before the unit completes transmission, software reset should be asserted before turning on these bits again. This allows the unit to start transmitting from the beginning.

7.5.11 CIR Interrupt Register (CIRIR)

The CIR Interrupt register is described in Table 200.



Table 200: CIRIR Bit Definitions



Table 200: CIRIR Bit Definitions (Continued)



Pulse-Width Modulator Controller

The PXA3xx processor family pulse-width modulator (PWM) controller generates four independent PWM signals. Specific applications of the PWM controller vary. Examples include:

- Controlling the brightness of an LED output by modulating the "on" time
- LCD contrast control

8.1 Overview

The PXA3xx processor family contains four PWMs, PWM0–PWM3. Each PWM operates independently of the others, is configured by its own set of registers, and provides a pulse-width modulated signal on a multi-function pin. Because each PWM contains identical circuitry, this chapter describes a generic PWMx, where x is 0, 1, 2, or 3.

Each PWM function enables the control of leading- and falling-edge timing of a single output channel. The edge timing can be set up to run indefinitely or adjusted on the fly to adapt to variable requirements. Power-saving modes include the ability to stop the internal clock source (PSCLK_PWM) used to source the PWMx and drive the PWM_OUTx signals to a steady high or low state.

The frequency range supporting a 50% duty cycle varies from 198.4 Hz to 6.5 MHz. Other duty-cycle options depend on the choice of preferred frequency.

There are no differences in PWM controller functionality among the PXA3xx processor family.

8.2 Features

- Four pulse-width modulated signal channels
- Enhanced period controlled through 6-bit clock divider and 10-bit period counter
- 10-bit pulse control

8.3 Signal Descriptions

Output signals are the four single-bit output channels defined as PWM_OUT0, PWM_OUT1, PWM_OUT2, and PWM_OUT3 (see Table 201). These signals are sent to multi function pins (MFPs).

Table 201: Pulse Width Modulator I/O Signal Descriptions

Signal Name	Direction	Description
PWM_OUT0	Output	Pulse-width modulated signal for PWM 0
PWM_OUT1	Output	Pulse-width modulated signal for PWM 1
PWM_OUT2	Output	Pulse-width modulated signal for PWM 2
PWM_OUT3	Output	Pulse-width modulated signal for PWM 3



8.4 Operation

Figure 66 shows the block diagram for the PWM control logic.

Figure 66: PWMx Block Diagram



To program the PWM controller, determine the period and pulse-width values. The period value is based on two registers, PWMPCR*x* and PWMCR*x*.

The output waveform in Figure 67 is derived by writing the PWMPCR*x* register with a value of 10(0x00A) and writing the PWMDCR*x* register with 0x06.

Pulse-width modulated signals, once programmed, output a specified waveform until the value in any associated register is altered. The time from the register change until the associated signal change depends on PWMPCRx[PV]:

- For PWMPCRx[PV] values 0x005 and larger—After a register value is altered, the PWM_OUTx signal changes when the previously programmed waveform cycle is complete.
- For PWMPCRx[PV] values less than 0x005—After a register value is altered, the PWM_OUTx signal changes after two waveform cycles.



Figure 67: Basic Pulse Width Modulated Waveform

Programming PWMCRx[PRESCALE] configures the prescaled counter clock (refer to Figure 66). Two timing examples are provided in Figure 68. Both examples have the PWMDCRx and PWMPCRx registers set with the same 50% duty cycle setting. The first example shows the effect on the scaled counter clock effectively being divided by two with a setting of 0x01, while the second example shows the scaled counter clock being divided by four with a setting of 0x03. See Section 8.4.2 for more information regarding the calculation of waveform values.





† The effective value of this field is one greater than the programmed value. Refer to register descriptions.

The PWMx clock is controlled by the D0CKEN_B register.



8.4.1 Reset Sequence

During system reset, the PWMCR*x* and PWMDCR*x* registers are reset to 0x0 and the PWMPCR*x* register is set to 0x004. Reset places the PWM_OUTx channels in a steady low state.The PWM_OUTx channel remains reset to 0x0 until the PWMDCR*x* register is programed with a non-zero value. Therefore, system reset results in no pulse-width modulated signal.

8.4.2 Programming Considerations

The PWMs use three registers to configure the output of each PWMx signal: PWMCRx, PWMDCRx, and PWMPCRx.

PWMx timing is based on the input clock to the PWMx controller, PSCLK_PWMx, which is fixed at 13 MHz. This signal is divided by (PWMCRx[PRESCALE] + 1) to generate the scaled counter clock. The 6-bit PRESCALE field allows the input clock to be divided by values between 1 (PRESCALE = 0) and 64 (PRESCALE = 63). The scaled counter clock is further divided by contents of the PWMDCRx and PWMPCRx registers to generate the duty cycle and period of the PWMx signal.

- Use the following equation to calculate the frequency of the scaled counter clock: Scaled counter clock frequency = 13 MHz / (PWMCRx[PRESCALE] + 1)
- Use the following equation to calculate the cycle time of the scaled counter clock: Scaled counter clock cycle time = 76.9 ns x (PWMCRx[PRESCALE] + 1)

Both the period and the duty cycle of the PWM are based on the scaled counter clock cycle time. The PWM_OUTx signal is asserted for the number of scaled counter clock cycles equal to PWMDCRx[DCYCLE].

- To calculate the duty cycle time of the PWM, use the following equation: Duty cycle time = Scaled counter clock cycle time x PWMDCRx[DCYCLE]
- which also equals:
 Duty cycle time = 76.9nS x (PWMCRx[PRESCALE] + 1) x PWMDCRx[DCYCLE]

The PWM Period Control register (PWMPCRx) determines the number of scaled counter clock cycles each PWM period contains. The actual number of clocks is the value of PWMPCRx[PV] plus one. When the RST comparator in Figure 66 equals (PWMPCRx[PV] + 1), the comparators and the flip-flop are reset, and the values of the PWMDCR_HOLD*x*, PWMCR_HOLD*x*, and PWMPCR_HOLD*x* registers are loaded from the control block.

- Use the following equation to calculate the period of the PWM:
 PWM period = Scaled Counter Clock period x (PWMPCRx[PV] + 1)
- which also equals:
 PWM cycle time = 76.9nS x (PWMCRx[PRESCALE] + 1) x (PWMPCRx[PV] + 1)
- Calculate values based on the necessary PWM cycle time and duty cycle with the following equations:

Choose a PWMCRx[PRESCALE] value that is appropriate for all your PWM outputs.

PWMPCRx[PV] = PWM cycle time / (76.0nS X (PWMCRx[PRESCALE]+1)) - 1

Duty cycle time = PWM cycle time * Duty Cycle%

PWMDCRx[DCYCLE] = Duty cycle time / (76.0nS X (PWMCRx[PRESCALE]+1))

For example, to create a 60% duty cycle 500 kHz signal, set PWMCRx[PRESCALE] to 0, PWMPCRx[PV] to 26 (0x1A), and PWMDCRx[DCYCLE] to 16 (0x10).



Note

To produce a toggle of the signal, the value of the PWMPCRx[PV] must be equal to or greater than PWMDCRx[DCYCLE]. If PWMPCRx[PV] is less than PWMDCRx[DCYCLE], the PWM_OUTx signal remains high. If PWMDCRx[DCYCLE] equals zero, the signal remains low.

The PWMDCRx[FD] bit determines if PWM_OUTx is always asserted. When this bit is set, PWM_OUTx remains high until PWMDCRx[FD] is cleared.

8.4.3 Power Management

Each PWMx can be disabled through a pair of clock-enable bits (see the clocks chapters). If the clock is disabled, the unit shuts down abruptly or gracefully (as selected by the PWMPCRx[SD] described in Section 8.5.2).

- For a graceful shutdown (PWMPCRx[SD]=0), PWM_OUTx completes the current cycle before it stops.
- For an abrupt shutdown (PWMPCRx[SD]=1), PWM_OUTx stops after at most one PSCLK_PWM and the internal counters are reset.

Shutdown for the PWM modules is defined as the clock stopping. If power is removed after the clock is stopped, the registers are placed in an unknown state and must be rewritten.

8.5 Register Descriptions

Each PWMx contains three registers that control the clock, the period, and the duty cycle timing of the PWM_OUTx. The following sections provide a summary (Table 202) and detailed register descriptions (Section 8.5.2, PWM Control Registers (PWMCRx), Section 8.5.3, PWM Duty Cycle Registers (PWMDCRx), and Section 8.5.4, PWM Period Control Registers (PWMPCRx)).

8.5.1 Register Summary

Table 202 shows the registers associated with the PWM controller and the physical addresses to access them.

Address	Description	Page
0x40B0_0000	PWM 0 Control Register (PWMCR0)	page 447
0x40B0_0004	PWM 0 Duty Cycle Register (PWMDCR0)	page 448
0x40B0_0008	PWM 0 Period Control Register (PWMPCR0)	page 448
0x40B0_000C	reserved	—
0x40B0_0010	PWM 2 Control Register (PWMCR2)	page 447

Table 202: PWM Control Registers



Address	Description	Page
0x40B0_0014	PWM 2 Duty Cycle Register (PWMDCR2)	page 448
0x40B0_0018	PWM 2 Period Control Register (PWMPCR2)	page 448
0x40B0_001C- 0x40BF_FFFC	reserved	
0x40C0_0000	PWM 1 Control Register (PWMCR1)	page 447
0x40C0_0004	PWM 1 Duty Cycle Register (PWMDCR1)	page 448
0x40C0_0008	PWM 1 Period Control Register (PWMPCR1)	page 448
0x40C0_000C	reserved	_
0x40C0_0010	PWM 3 Control Register (PWMCR3)	page 447
0x40C0_0014	PWM 3 Duty Cycle Register (PWMDCR3)	page 448
0x40C0_0018	PWM 3 Period Control Register (PWMPCR3)	page 448
0x40C0_001C-0x40CF_FFF C	reserved	_

8.5.2 **PWM Control Registers (PWMCRx)**

The PWMx Control registers (PWMCR*x*), defined in Table 203, configure the behavioral characteristics of the PWMx shutdown response and the divisor for the input clocks to the PWMx control unit that configures the frequency of the scaled counter clock.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Table 203: PWMCR0x Bit Definitions



8.5.3 PWM Duty Cycle Registers (PWMDCRx)

The PWMx Duty Cycle registers (PWMDCR*x*), defined in Table 204, configure the duty cycle of the corresponding PWM_OUTx signals.

PWMDCRx[DCYCLE] specifies the number of scaled counter clocks that PWM_OUTx is asserted during each cycle of the PWM_OUTx. Refer to Section 8.4.2 and Figure 66 for details on calculating the value of PWMDCRx[DCYCLE].

If PWMDCRx[FD] is set, PWM_OUTx remains high until PWMDCRx[FD] is cleared. This results in a duty cycle of 100%. Typically, PWMDCRx[FD] is cleared and the duty cycle of PWM_OUTx is a function of PWMDCRx[DCYCLE].

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 204: PWMDCRx Bit Definitions



8.5.4 PWM Period Control Registers (PWMPCRx)

The Period Control registers (PWMPCR*x*), defined in Table 205, configure the cycle time of the corresponding PWM_OUTx signals.

PWMPCRx[PV] specifies the number of scaled counter clocks (plus one) in each cycle of the PWM_OUTx. Refer to Section 8.4.2 and Figure 66 for details on calculating the value of PWMPCRx[PV].

If this register is cleared the PWM_OUTx signal maintains in a high state.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Physical Address 0x40B0_0008 **PWMPCR0** 0x40C0_0008 PWMPCR1 **PWM Controller** PWMPCR2 0x40B0_0018 0x40C0_0018 PWMPCR3 User Settings 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 5 0 Bit 8 7 6 3 2 1 4 ΡV reserved ? Reset ? 0 0 0 0 0 0 0 1 0 0 Bits Access Name Description 31:10 reserved _

Table 205: PWMPCRx Bit Definitions

Copyright © 2009 Marvell



Table 205: PWMPCRx Bit Definitions (Continued)



Universal Subscriber ID Controller

This chapter describes the Universal Subscriber Identity Module (USIM) controller and registers that are supported by the processor. There are two instances of the USIM controller on the processor. The only difference between the two USIM controllers is their memory-map addressing (see Table 210). The first controller is denoted by the use of the prefix "U" with the signal names and the second controller is denoted by the use of the prefix "SC" with the signal names.

9.1 Overview

The USIM controller is a primary device and communication interface for a GSM mobile handset. The USIM controller supports communication with SmartCards as specified in the standard *ISO* 7816-3 and technical specification 3G TS 31.101 of the 3rd Generation Partnership Project.

SmartCards are used in many applications and the GSM network USIM SmartCard is only one of many applications. SmartCards usually consist of CPU, Flash memory, and a serial-communication interface device similar to the one described in this chapter. More sophisticated SmartCards contain PLL for frequency enhancement. Encryption accelerators also can exist in a SmartCard since many of their applications are security oriented. In all SmartCard applications, the physical layer and data link layer are identical. Familiarity with the standards cited in this section will enable readers to better understand this chapter.

Software controls the session between the USIM controller and the SmartCard by updating the USIM controller registers. Choosing protocol type and parameters, receiving or sending a byte to/from the SmartCard, activating/deactivating the SmartCard, setting transmitter/receiver baud rates, etc., are accomplished via read/write operations to the USIM controller registers. Transforming the byte convention (inverse to direct and vice-versa, according to the session convention) is performed within the USIM controller. Therefore, software does not have to perform format inversion before a character is received. The USIM controller provides functionality to support the above standards, but it is software that ensures that the standards are met.

9.1.1 PXA3xx Processor Differences

Table 206 shows the USIM controller differences among the PXA32x, PXA31x, and PXA30x processors. Refer to each individual register for other operating differences.

Table 206: PXA3xx	Processors	Feature	Differences
-------------------	------------	---------	-------------

Feature	PXA30x	PXA31x	PXA32x	
USIM Voltage Select	U_VS0NOTE:	U_VS0NOTE:	U_VS0, U_nVS1 and U_nVS2	
NOTE: U_nVS1 and U_nVS2 must be implemented through the use of GPIOs and controlled via software for proper USIM operation.				

9.2 Features

- Compatible with any USIM SmartCard that is compliant with standard ISO 7816-3 and 3G TS 31.101 and operates in voltages of 1.8 V or 3 V
- Supports control lines for two-level voltage supply (1.8 V and 3 V)



- Supports USIM SmartCard reset pin control (using reset pin control and power supply control, warm/cold reset can be software initiated)
- Supports T=0 and T=1 protocols
- Programmable SmartCard clock frequency
- Supports any combination of the following clock-rate conversion factor F and bit-rate adjustment factor D:
 - F = {372, 512, 558}
 - D = {1,2,4,8,12, 16, 20, 32}
 - Auto-error signal in T=0 Receive mode
- Auto-character repeat in T=0 Transmit mode
- Transforms inverted format to regular format, and vice-versa
- Programmable Block Guard Time period
- Programmable Extra Guard Time period
- Programmable Character Waiting Time period
- Programmable Block Waiting Time period
- Programmable Timeout period
- Programmable CPU interrupt request on an error-signal detection
- Programmable CPU interrupt request when a SmartCard is connected

9.3 Signal Descriptions

This section describes the signal pins that are used by the USIM controller. Table 207 lists all the PXA3xx Processor Family pins that connect between the USIM controller and the USIM SmartCard.



Note

The Unit Signal Name is used throughout this chapter to describe the function of either of the Alternate Function Name signals operation.

Table 207: USIM Controller Signals Summary

Signal Name	Direction	Description	Notes
U_IO, SC_IO	Bidirectional	USIM I/O Data Receive and transmit data signal. The bi-directional signal should be connected directly to the USIM SmartCard. When asserted, the UIO signal is forced to Vlow. When de-asserted, the UIO signal is pulled up by a 20 k-ohm external resister. The USIM SmartCard can act as a pulldown on the UIO signal.	
		operate at different voltage levels, the I/O voltage level of the SmartCard must be a voltage level that the processor supports, that is, 1.8 V or 3.0 V.	

Signal Name	Direction	Description	Notes
U_VS0, SC_VS0	Output	USIM Voltage Select 0 Used as the select signal to a power transistor that controls the voltage level that is supplied to the SmartCard: 0 = OFF 1 = Selects zero-volts to the USIM SmartCard power-supply (VCC)	2, 5
U_nVS1, SC_nVS1	Output	USIM Voltage Select 1 Used as the select signal to a power transistor that controls the voltage level that is supplied to the SmartCard: 0 = Selects 1.8V to the USIM SmartCard power-supply pin (VCC) 1 = OFF	2, 4, 5
U_nVS2, SC_nVS2	Output	USIM Voltage Select 2 Used as the select signal to a power transistor that controls the voltage level that is supplied to the SmartCard: 0 = Selects 3.0V to the USIM SmartCard power-supply pin (VCC) 1 = OFF	2, 4, 5
U_CLK, SC_CLK	Output	SmartCard clock. UCLK should be connected directly to the SmartCard clock pin. The SmartCard cannot use any other clock source.	
U_nRST, SC_nRST	Output	SmartCard reset. nURST should be connected directly to the SmartCard reset pin: 0 = Resets the SmartCard 1 = Normal operation	
SC_DETEC T	Output	USIM Detection for SmartCard present: 0 = SmartCard not detected 1 = SmartCard detected	



Table 207: USIM Controller Signals Summary (Continued)

Si Na	gnal me	Direction	Description	Notes
 NOTE: There are two SmartCard USIM controllers in the processor, both are identical in function. For one of the controllers, the signal names are preceded by a "U_". The signal names for the other SmartCard controller are the same except preceded by an "SC_". See the "Pin Descriptions and Control" chapter in <i>PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual</i> for alternate function assignments. Use caution when placing the processor into S3/D4/C4 power mode (Refer to the Clock Controllers and Power Management chapter in <i>PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual</i> for detailed description of S3/D4/C4). The voltage control pins are powered from the VCC_IO power domain, but in S3/D4/C4 mode this is turned off. Powering off the voltage select pins (UVS0, nUVS1, nUVS2 or any GPIOs acting as nUVS1 and nUVS2) can cause shorting of the power supplies that are switched to provide power to the SmartCard. To prevent these electrical problems: GPIOs must be correctly configured prior to entering S3/D4/C4 mode via software. See the "General-Purpose I/O Unit" chapter in <i>PXA3xx Processor Family Vol. I: System and Timer</i> 				
_	• The ext S3/D4/0	ernal power supp C4 power mode u	bly must be turned off before (or at the same time as) the processor enters using USCCR[VCC] bit field.	
3.	Voltage leve pins work a	el for these signal t either 1.8 V or 3	I pins are set off chip via the VCC_CARDx power domain pins. The signal 3.0 V.	
4. 5.	U_nUVS1 = PXA30x pr external Pc available a Required v external to	and U_nUVS2 a occessor externa ower Manageme nd do not have t oltage control of the USIM control	The only valid on the PXA32x processor. On the PXA31x processor and I signals (for example, GPIOs) must be used to properly signal the ent IC (PMCI) supplying the SmartCard. SC_nVS1 and SC_nVS2 are these restrictions. The smart card is handled through the I2C interface or any other method oller.	

9.4 Operation

9.4.1 USIM SmartCard Interface Description

A SmartCard has three signal pins and two power supplies as listed in Table 208.

SmartCard Pin	Function	Pin Direction	Processor Pin
I/O	Data input/output (bidirectional) pin with a pull up transistor.USIM SmartCardSee ISO 7816-3 for pin specifications> processor		U_IO
SmartCard_RST	USIM SmartCard reset.	processor -> USIM SmartCard	U_nRST
CLK_SmartCard	Clock input. Frequencies are between 1-5 MHz. See <i>ISO</i> 7816-3 for pin specifications. SmartCards manufactured before April 2000 may have a frequency limitation of 4 MHz. Clock stops on low or high phase are supported.	processor -> USIM SmartCard	U_CLK

Table 208: USIM SmartCard Pinout

Table 208: USIM SmartCard Pinout (Continued)

SmartCard Pin	Function	Pin Direction	Processor Pin
VCC	SmartCard power supply. Supplies 0V, 1.8V, 3 V with max currents 0mA, 30mA, 50mA, respectively according to SmartCard class (B,C). See <i>ISO 7816-3</i> for pin specifications.	Power supply -> SmartCard	VCC_CARDx
GND	Mutual USIM SmartCard, SIM interface and VCC ground reference voltage.	Power supply -> SmartCard	VSS_CARDx

9.4.2 Coding Conventions

The USIM controller performs serial-to-parallel conversion with optional format inversion on data characters received from the USIM SmartCard, and parallel-to-serial conversion with optional format inversion on data characters transmitted to the USIM SmartCard. Every byte sent or received consists of a start bit followed by an 8-bit data string, parity bit, and guard time. The period of time devoted for transmission or reception of a single bit is called either an *Elementary Time Unit (etu)* or a *moment*.

Figure 69: Byte Sent Versus Time



The start bit is mandatory. At least one Guard bit after the parity is mandatory. Extra guard time is optional. The USIM controller allows software to add up to 255 Extra Guard Time moments. See Section 9.5.12.

Data bits may appear in two possible conventions as selected by the LCR[ORDER,INVERSE] bits (see Section 9.5.9):

- Direct Convention Data bits sent on moments m2-m9 (see Figure 69) are transmitted LSB first-MSB last (that is, the least significant bit is transmitted on m2 and the most significant bit on m9). During moments m2-m10 (data and parity bits), transmission of V_{high} is interpreted as a logic 1, while transmission of V_{low} is interpreted as a logic 0.
- Inverse Convention Data bits sent on moments m2-m9 (see Figure 69) are transmitted MSB first-LSB last (that is, the most significant bit is transmitted on m2 and the least significant bit on m9). During moments m2-m10 (data and parity bits), transmission of V_{low} is interpreted as a logic 1, while transmission of V_{high} is interpreted as a logic 0.

The first byte sent from the SmartCard to the USIM controller, after reset de-assertion, determines the convention to be used throughout the entire session. A SmartCard that encodes and decodes



data using the direct convention sends 0x3B. A SmartCard that uses the inverse convention sends 0x3F.

One of the following scenarios is possible when receiving this first character:

- 1. Both the USIM controller and SmartCard are set to the same convention and the first character is received correctly (that is, received data was either 0x3F or 0x3B with no parity error).
- 2. USIM controller and SmartCard are set to opposite conventions the USIM controller asserts a parity error since it expects the opposite parity bit convention.

9.4.3 Protocols

Both T=0 and T=1 protocols, as defined in the standards *ISO* 7816-3 and 3G TS 31.101, are supported by the USIM controller. The protocols for transmit and receive can be selected via the TX_T1 and RX_T1 bits, respectively, in the Section 9.5.9, USIM Line Control Registers (LCRx). The USIM controller does not analyze or generate the data content or block structure that is transmitted or received using the protocols. Software generates and analyzes the command headers and block structure to decode data meaning. The protocols begin after either the answer-to-rest (ATR) or a successful protocol and parameter selection (PPS) exchange. See the specifications for a more detailed explanation of the protocols.

In the T=0 protocol, the USIM controller sends a command to the SmartCard by software writing a five-byte command header to the TXFIFO. The header tells the SmartCard what to do. The software-controlled command processing continues with the transfer of a variable number of data bytes in one direction under the control of procedure bytes sent by the SmartCard. See Figure 70. The T=0 protocol allows for character retransmission when errors are detected. The protocol also requires two Extra Guard Time moments to follow the parity bit; these are inserted automatically by the USIM controller.

In the T=1 protocol, data is sent via a sequence of bytes known as a *block*. By analyzing block content, software should detect at any given time the proper direction of the data flow (transmit or receive). For example, software detects the length of the block sent from the SmartCard to the USIM controller by analyzing the third byte of the received block (marked as a LEN byte). Each character has a special meaning according to its position in the block. See Figure 71. There is no character retransmission in the T=1 protocol. Errors must be handled by software. The T=1 protocol requires one Extra Guard Time moment (automatically inserted by the USIM controller) following the parity bit. The USIM controller supports DMA transfers in for long T=1 protocol blocks.

Receive and transmit activity for each mode can be monitored using one of three techniques: interrupt, polled, or DMA. See Section 9.4.6 for more details.

Protocol switching can occur during the ATR, immediately after the ATR, or after a successful PPS. Unpredictable results may occur when changing the protocol under other scenarios.

Figure 70: T=0 Protocol Communication Method





Note

The data stream is transmitted from either the USIM controller to the SmartCard, or from the SmartCard to the USIM controller, depending on the command type (Read or Write)

Figure 71: Complete Block Structure for T=1 Protocol

Prologue field			Information field	Epilogue field	
NAD	PCB	LEN	INF	EDC	
1 byte	1 byte	1 byte	0 to 254 bytes	1 or 2 bytes (LCR or CRC)	
			Data length		
Error detection code —				ode	

Note

Refer to the *ISO* 7816-3 standard for the definition of the terms used in Figure 70 and Figure 71.

9.4.3.1 Errors

The Section 9.5.8, USIM Error Control Registers (ECRx), and the Section 9.5.4, USIM Interrupt Enable Registers (IERx), allow software to control how errors are handled.

In T=0 protocol, the following errors are signaled to the SmartCard when the USIM controller is in receiver mode:

- The parity check fails; that is, exclusive OR-ing of 8 data bits and a parity bit yields the same value as the eps bit (see Bit no.1).
- The RXFIFO is full and another byte is being received.

In T=0 protocol, the USIM controller senses for an error signaled by the SmartCard on the U_IO pin.

9.4.3.1.1 T=0 Error

The appearance of an error signal during transmission in T=0 mode is referred to as a T=0 error. While transmitting a character, the USIM controller senses for an error signal, V_{low} during the second mandatory guard time moment, on the U_IO pin. If an error signal is sensed, the USIM controller transmitter resends the previous byte. When the number of "resends" meets the T=0 error trigger level, ECR[T0ERR_TL], transmission stops, an interrupt request is generated if enabled, and the LSR[T0ERR] bit is asserted. Software then detects whether to proceed with the next byte or re-transmit the same byte via the control bits ECR[T0_CLR] and ECR[T0_REPEAT], respectively. In T=1 mode, there is no repetition of data, so this interrupt is not applicable.



9.4.3.1.2 Parity Error

In T=0 mode, the USIM controller automatically signals the SmartCard in the event of a parity error by placing V_{low} on the U_IO pin during guard time (see Figure 72). The erroneous byte does not enter the RXFIFO. Retransmission by the SmartCard of the previous byte is expected, so no data is lost. When the number of repetitions meets the parity-error trigger level, ECR[PE_TL], an interrupt request is generated (if enabled) and the LSR[PERR] bit is asserted. A parity error generates an error signal to the SmartCard regardless of the parity-error trigger value.



Note

Reception does not stop after a parity-error interrupt request is generated. If the parity error continues to repeat, the USIM controller continues to signal the SmartCard on each occurrence. Software can either reset the SmartCard or receive the character with a parity error by switching to T=1 mode and then reverting to T=0 mode. Software can check the RBR[PERR] bit to validate the character was received with parity via the T=1 mode.

Error signaling or sensing is not performed in the T=1 protocol. When a parity error occurs, the erroneous byte enters the RXFIFO, the LSR[PERR] bit is asserted, and a parity-error interrupt request is generated if enabled. The parity error-trigger level has no effect in T=1 mode. The erroneous bytes are indicated in the RXFIFO by the assertion of RBR[PERR], see USIM Receive Buffer Registers (RBRx). The total number of bytes with parity errors in the RXFIFO can be determined by FSR[PERR_NUM].

Figure 72: T=0 Character Transmission Format





Note

The ISO spec requires multiple samples of U_IO for each moment. Refer to Section 9.4.4.2.1, Determining the Baud Rate, on page 465 and Table 228, FLRx Bit Definitions, on page 491 for more information on sampling requirements.

9.4.3.1.3 Overrun Error

The RXFIFO can store up to 16 bytes. If the RXFIFO is not emptied before the 17th byte received from the SmartCard, the LSR[OVRN] bit is asserted and an overrun interrupt request is generated (if enabled), and the 17th byte does not enter the RXFIFO. In T=0 mode, the USIM controller signals the SmartCard by placing V_{low} on the U_IO pin during Guard time (see Figure 72).

9.4.3.1.4 Framing Error

After a byte is received, the USIM controller verifies that the U_IO pin is kept at V_{high} during the last moment of mandatory Guard time. If the U_IO pin drops to V_{low} , the LSR[FRAMERR] bit asserts and an interrupt request is generated, if enabled. See Figure 73.

Figure 73: Framing Error



9.4.3.2 Waiting Times

Waiting times are protocol-defined parameters from standard *ISO* 7816-3 and specification *3G* TS 31.101. Waiting times can be selected in the Character Waiting Time Register (CWTR, see Section 9.5.18) and the Block Waiting Time Register (BWTR, see Section 9.5.19). To avoid unpredictable results, software must set the waiting times before changing the baud rate (see Section 9.4.4.2).

9.4.3.2.1 Character Waiting Time (CWT)

In the T=0 and T=1 protocols, the number of moments separating consecutive characters in the same block must not exceed the Character Waiting Time (CWT). The ISO standard defines CWT as *work waiting time* (WWT) for the T=0 protocol. In T=0 mode, CWT is measured 12 etu after the start bit. In T=1 mode, the CWT is measured 11 etu after the start bit. See Table 229, CWTRx Bit Definitions, on page 492 and Figure 74.



Figure 74: Character Waiting Time, USIM Controller



For T=0: Mandatory Guard Time (MGT) requires at least 2 Guard bits For T=1: Mandatory Guard Time (MGT) requires at least 1 Guard bit



Note

The USIM controller measures the CWT differently from the way it is defined in the ISO standard, but the effect is the same. Figure 74 shows the difference. Use the following formulas to convert the ISO standard CWT to CWT as used in the processor USIM controller:

Equation 4: For T=0: CWT = CWT(ISO) - 12 Equation 5: For T=1: CWT = CWT(ISO) - 11

As shown in Figure 74, CWT does not measure the time between two characters transmitted by the USIM controller, but instead measures the time after the USIM controller receives a character transmitted by the SmartCard. Software ensures that data is delivered continuously and that the upper software layers (data, application, etc.) are standard compliant.

If the CWT is less than the Block Guard Time described in Section 9.4.3.2.2, a CWT violation occurs each time the USIM controller transmits data after the SmartCard has finished transmitting data. This violation should not be an issue for the T=0 protocol since the ISO specification defines a WWT/CWT of 9600 etu. This violation may be an issue for the T=1 protocol since the 3G specification defines 12 etu<CWT<43 etu. Ignore CWT violations when the USIM controller is transmitting data.

A timeout interval can be specified by software writing to the USIM Timeout Register (TOR, see Section 9.5.14). Measurement of timeout interval begins after reception of a character is complete. Measurement stops with the renewal of transmit or receive activity before the timeout interval has expired or when the timeout interval expires. When the timeout interval expires, the LSR[CWT] bit asserts and a CWT interrupt request is generated, if enabled.

When using the CWT interrupt request while receiving data, software can identify either the end of a block or loss of communication synchronization (that is, software expects more characters to come after the SmartCard finishes transmitting). By using a CWT interrupt request while transmitting data,

software can monitor performance by verifying that the transmission was not stopped for more than the CWT etu.

9.4.3.2.2 Block Guard Time (BGT)

The T=0 and T=1 protocols require different guard times between bytes transmitted in opposite directions. This guard time is called *Block Guard Time (BGT)*. Software specifies the Block Guard Time to between 0-255 moments by writing to the Block Guard Time register (BGTR, see Section 9.5.13). The USIM controller automatically ensures that BGT has elapsed before transmission is initiated. The USIM controller is ready to receive a character immediately after transmission even when the SmartCard does not obey BGT. In T=0 mode, BGT is measured 12 etu after the start bit. In T=1 mode, the BGT is measured 11 etu after the start bit. See Section 9.5.13 and Figure 75.



Note

The USIM controller measures the BGT differently from the way it is defined in the ISO standard, but the result is the same. Figure 75 shows the difference. Use the following formulas to convert the ISO standard BGT to BGT as used in the processor USIM controller:

Equation 6: For T=0: BGT = BGT(ISO) -12 Equation 7: For T=1: BGT = BGT(ISO) - 11

When receiving a character, the USIM controller does not initiate any transmission until the character is fully received and the Block Guard Time has elapsed (even if the TXFIFO is full). The USIM controller starts transmitting as soon as the BGT has elapsed. Transmission continues until the TXFIFO is emptied or the FCR[TX_HOLD] bit is asserted.



Figure 75: Block Guard Time, USIM Controller



BGT < Timeout

For T=0: Mandatory Guard Time (MGT) requires at least 2 Guard bits For T=1: Mandatory Guard Time (MGT) requires at least 1 Guard bit

Note

9.4.3.2.3 Block Waiting Time (BWT)

When the SmartCard is expected to reply, it should do so no later than the Block Waiting Time (**BWT**) interval. In T=0 mode, BWT is measured 12 etu after the start bit. In T=1 mode, BWT is measured 11 etu after the start bit. See Section 9.5.19 and Figure 76.



The USIM controller measures the BWT differently from the way it is defined in the ISO standard, but the result is the same. Figure 76 shows the difference. Use the following formulas to convert the ISO standard BWT to BWT as used in the processor USIM controller:

Equation 8: For T=0: BWT = BWT(ISO) - 12 Equation 9: For T=1: BWT = BWT(ISO) - 11

A timeout interval can be specified by software writing to the USIM Timeout register (TOR, see Section 9.5.14). Measurement of the timeout interval begins after a SmartCard reset or after the end of a transmission. Measurement stops with the renewal of transmit or receive activity before the timeout interval has elapsed or when the timeout has elapsed. When the timeout interval expires, the LSR[BWT] bit asserts and a BWT interrupt request is generated, if enabled. BWT is useful in detecting an unresponsive SmartCard.

Figure 76: Block Waiting Time, USIM Controller



Timeout < BWT

For T=0: Mandatory Guard Time (MGT) requires at least 2 Guard bits For T=1: Mandatory Guard Time (MGT) requires at least 1 Guard bit

9.4.4 Clock Control

The USIM controller generates and controls the clock (U_CLK) that it supplies to the SmartCard based on the values in the Section 9.5.15, USIM Clock Registers (CLKRx). The frequency of the internal clock (CLK_USIM) that drives the USIM controller internal logic is 48 MHz as noted in Equation 10. U_CLK is defined in Equation 11.

Equation 10: USIM Internal Clock: CLK_USIM = 48MHZ

Equation 11: USIM SmartCard Clock: UCLK = $\frac{CLK_USIM}{CLKR[DIVISOR] \times 2}$

The *ISO* 7816-3 and 3G TS 31.101 specifications limit U_CLK to a range of 1 MHz - 4 MHz. U_CLK is set to 4 MHz after a system reset. Marvell recommends that the U_CLK frequency be changed only immediately after the answer-to-reset (ATR) or immediately after a successful parameter and protocol selection (PPS). See the ISO and 3G specifications for more information on the ATR and PPS.

Changing U_CLK affects the etu period. See Section 9.4.4.2. Software can write a new value to the CLKR register only when CLKR[RQST] is de-asserted. The CLKR register does not update when CLKR[RQST] is asserted. CLKR[RQST] ensures that the USIM controller has completed all pending transmissions or receptions, and the Block Guard Time before U_CLK is changed.

9.4.4.1 Clock Stop

It is possible to stop U_CLK. The voltage level of U_CLK while it is stopped can be selected via the CLKR[STOP_LEVEL] bit. Asserting the CLKR[STOP_UCLK] bit stops U_CLK only after the USIM controller completes all pending transmission, reception, and Block Guard Time. U_CLK is re-activated when de-asserting the CLKR[STOP_UCLK] bit.

Copyright © 2009 Marvell





Note

ISO 7816-3 defines Guard-Time periods before stopping the clock and after re-activating it, as specified in Figure 77.

The USIM controller internal clock, CLK_USIM, can be disabled for power savings by setting CLKR[STOP_CLK_USIM]. CLK_USIM is enabled by default after system reset.



The USIM controller registers may still be read or written when CLK_USIM is disabled.

Figure 77: SmartCard Clock Stop



- 2. th>700 u_CLK cycles
- 3. tg and th define a time interval while Te and Tf define a point in time.

9.4.4.2 Programmable Baud Rate Generator

The USIM controller contains a programmable baud rate generator. The same baud rate is used for transmitting and receiving data. Although the baud-rate can be configured at any given time, the actual change takes place only when: the TXFIFO is empty, no receive or transmit activities are in process, and the Block Guard Time has elapsed. The Divisor Latch register should be written when changing the baud rate even if the value is the same, see Section 9.4.4.2.2.

Copyright © 2009 Marvell

9.4.4.2.1 **Determining the Baud Rate**

Software must specify three parameters in the following order when setting a new baud rate:

- RATIO Ratio of the internal clock (CLK_USIM) verses the SmartCard clock (U_CLK, see 1. Equation 12). U_CLK is defined in the Section 9.5.15, USIM Clock Registers (CLKRx).
- 2. FACTOR Number of samples/bit minus one (the ISO standard specifies a minimum of six samples/bit, see Figure 78). This parameter is loaded in the Section 9.5.17, USIM Factor Latch Registers (FLRx).
- DIVISOR Number CLK_USIM cycles between samples (see Figure 79). This parameter is 3. loaded in the Section 9.5.16, USIM Divisor Latch Registers (DLRx).

Figure 78: Baud Rate Sampling Pulses When Number of Samples per Bit is 6



Figure 79: Spacing Between Samples When Baud Divisor is 2



The baud rate defined in Equation 14 is determined by using the above parameters with the following equations. The F and D parameters in Equation 13 are delivered by the SmartCard in the answer-to-reset (ATR) or negotiated in the parameter and protocol selection (PPS) defined in the ISO standard.

Equation 12: RATIO = $\frac{CLK_USIM}{UCLK \times 2}$ $\frac{DIVISOR \times (FACTOR + 1)}{2} = \frac{F}{D}$ Equati

tion 13:
$$\frac{DIVISOR \times (FACTOR + 1)}{RATIO \times 2} =$$

Equation 14:
$$BaudRate = \frac{CLK_USIM (in Hz)}{(DIVISOR) \times (FACTOR + 1)} = \frac{UCLK \times RATIO \times 2}{(DIVISOR) \times (FACTOR + 1)}$$

9.4.4.2.2 Handling a Parameter and Protocol Selection (PPS)

The USIM controller is ready to start transmitting with the new protocol parameters after a successful parameter and protocol selection (PPS). The USIM controller restarts the counting of all waiting



times (BGT, CWT, EGT, and BWT) when the DLR register is written. So, software must set the waiting times before writing to the DLR register. The FLR register should also be written before the DLR register is written. To restart the baud rate, software must write to the DLR register even if the value has not changed. The USIM controller starts transmitting only after the new BGT has elapsed.

9.4.4.2.3 Examples of Setting the Baud Rate

The following two examples cover the examples where F divided by D produces an integer number and where F divided by D does not produce an integer number.

Example 2: Setting a New Baud Rate—F/D is an Integer Number

Consider the example where the F and D parameters that were delivered by the SmartCard in the TA(1) byte of the ATR are 512 and 32, respectively. The USIM controller is expected to start the session in the new baud rate specified by the SmartCard. Because F divided by D is an integer number, F/D=16, any value can be set to *RATIO* that results in a SmartCard clock that is approved by the ISO standard. For this example, set *RATIO* = 6, resulting in U_CLK = 4 MHz clock to the SmartCard. Now, software must select a *DIVISOR* and a *FACTOR* that obey Equation 13:

$$\frac{\text{DIVISOR} \times (\text{FACTOR} + 1)}{6 \times 2} = 16$$

Possible combinations are DIVISOR = 12 and FACTOR = 15 or DIVISOR = 24 and FACTOR = 7. Other combinations are allowed by the ISO standard as long as the number of samples per bit (*FACTOR*) is not less than 5.

With U_CLK = 4 MHz, the baud rate is $\frac{4MHz}{16}$ = 250KHz.

Example 3: Setting a New Baud Rate—F/D is Not an Integer Number

Consider the example where F and D parameters that were delivered by the SmartCard in the TA(1) byte of the ATR are 372 and 20, respectively. Because $\frac{F}{D} = 18 \frac{3}{5}$, set *RATIO* = 10.

(*RATIO* = 5 is also possible, but not all SmartCards operate at a clock frequency that is greater than 4 MHz). Now, software must set *DIVISOR* and *FACTOR* to obey Equation 13:

 $\frac{\text{DIVISOR} \times (\text{FACTOR} + 1)}{10 \times 2} = \frac{372}{20}$

A possible combination is *DIVISOR* = 31 and *FACTOR* = 11.

The baud rate is $\frac{48MHz}{31 \times 12}$ = 129.032kHz.

9.4.5 SmartCard Management

The SmartCard Control register (USCCR, see Section 9.5.10, USIM SmartCard Control Registers (USCCRx), on page 483) allows the USIM controller to:

- Specify the USIM SmartCard voltage supply
- Assert reset (U_nRST) to the SmartCard
- Specify what it places on the U_IO pin when it is transmitting to the SmartCard
- Force U_IO to V_{low}.

Software uses this register to manage startup and shutdown of the SmartCard. In particular, it is used while executing the following routines:

- 1. SmartCard activation ("cold reset")
- 2. SmartCard warm reset
- 3. SmartCard de-activation

9.4.5.1 SmartCard Activation ("Cold Reset")

Perform the following operations in sequence to activate the USIM SmartCard (see Figure 80):

- 1. Reset CLKR[STOP_CLK_USIM] (after a system reset, this bit is reset to its reset value of 0b1 by default and so this step can be skipped)
- 2. Clear USCCR[RST_SmartCard_N].
- 3. Turn on the VCC voltage by setting the USCCR[VCC] bits. Set the lowest voltage level (set USCCR[VCC] to 0b10) on first activation.
- 4. Enable the SmartCard I/O pin to return to Vhigh by clearing USCCR[TXD_FORCE].
- 5. Activate the SmartCard clock by clearing the stop bit, CLKR[STOP_UCLK].
- Verify that USCCR[RST_SmartCard_N] was asserted for at least 400 U_CLK cycles. When U_CLK is set to the lowest frequency allowed by the ISO standard, 400 cycles require 0.4 ms(400µsec). See the in Figure 80.
- De-assert U_nRST by setting the USCCR[RST_SmartCard_N] bit. The SmartCard answers to reset (ATR) within 400-40000 SmartCard clock cycles. See tc in Figure 80. If an ATR is not returned after 40000 SmartCard clock cycles, then repeat steps 1-7 with VCC voltage level increased from 1.8V to 3.0V in step 3 (set the USCCR[VCC] bits to 0b01).

Figure 80: SmartCard Activation



9.4.5.2 Warm Reset

Warm reset is performed to reset the SmartCard after activation. A SmartCard reset does not reset the USIM controller RXFIFO and TXFIFO. The RXFIFO and TXFIFO are reset by writing 0b1 to FCR[RESETRF] and FCR[RESETTF], respectively. Perform the following operations in sequence to execute a warm reset:

- 1. Clear the USCCR[RST_SmartCard_N] bit.
- Verify that USCCR[RST_SmartCard_N] was cleared for at least 400 U_CLK cycles. When U_CLK is set to the lowest frequency allowed by the ISO standard, 400 cycles take 0.4 ms (400µsec).
- 3. De-assert U_nRST by setting the USCCR[RST_SmartCard_N] bit.

9.4.5.3 SmartCard De-activation

Perform the following operations in sequence to deactivate the USIM SmartCard:

1. Clear the USCCR[RST_SmartCard_N] bit.



- Stop the clock on Vlow by clearing CLKR[STOP_LEVEL] bit, and setting the CLKR[STOP_UCLK] bit.
- 3. Force the U_IO pin to ground level by setting USCCR[TXD_FORCE].
- 4. Turn the VCC voltage to ground level by setting USCCR[VCC] to 0b00 for at least 200 U_CLK cycles after the U_IO pin is forced low. The U_IO pin can be monitored via LSR[RXD]. An operating system timer can be used to determine the amount of time that elapsed since LSR[RXD] went low.
- Set CLKR[STOP_CLK_USIM] for power savings (Section 9.5.15, USIM Clock Registers (CLKRx)).

Note

When set, CLKR[RQST] indicates that a SmartCard clock change is occurring. Any write to the CLKR register is ignored while CLKR[RQST] is set.

Figure 81: SmartCard De-activation



9.4.6 FIFO Operation

The USIM controller has two 16-byte deep FIFOs: an RXFIFO and an TXFIFO. Each FIFO is accessed via the USIM controller RBR and THR register, respectively. The USIM FIFO Control register (refer to Table 215 on page 479) allows software to:

- Reset the FIFOs
- Hold transmission
- Mask parity errors in the RXFIFO
- Set the trigger levels for each FIFO.

The FIFOs can be serviced via interrupt-request mode, polling mode, or DMA mode.

9.4.6.1 Interrupt Request Mode

Software tracks and handles FIFO activities via interrupt requests in interrupt request mode. The interrupt requests are enabled via the Section 9.5.4, USIM Interrupt Enable Registers (IERx). The source that caused the interrupt request can be determined by reading the Section 9.5.5, USIM Interrupt Identification Registers (IIRx).

9.4.6.1.1 Receiver Related Interrupts

During data reception, LSR[RX_WORKING] is set and the following can occur when enabled:
- Receiver Data Ready Interrupt This interrupt indicates the number of bytes in the RXFIFO is equal to or greater than the trigger level specified in the FCR[RX_TL] field. The interrupt request is cleared when the number of bytes in the RXFIFO drops below the FCR[RX_TL] value. Empty the RXFIFO by reading the RBR register.
- Character Waiting Time Interrupt This interrupt is an ISO protocol parameter that indicates that the maximum delay between the leading edges of two consecutive characters has been violated. See Section 9.4.3.2.1 and the ISO standard for full details. The interrupt request is cleared by setting IIR[CWT].
- Receiver Time Out Interrupt This interrupt helps software detect when trailing bytes are left in the RXFIFO for some time with no additional RX activity. It occurs when at least one character remains in the RXFIFO and the Timeout period programmed into the Section 9.5.14, USIM Timeout Registers (TORx), has expired. The interrupt request is cleared by:
 - Reading the RBR register
 - Resetting the RXFIFO
 - Receiving another character before the timeout interval has elapsed.
- Framing Error Interrupt This interrupt occurs when the U_IO pin is asserted low during guard time. See Section 9.4.3.1.4 for full details. The interrupt request is cleared by writing an 0b1 to the IIR[FRAMERR] bit.
- Parity Error Interrupt in T=0 mode This interrupt occurs when the received data contains a
 parity error. See Section 9.4.3.1.2 for full details. The interrupt request is cleared by writing an
 0b1 to the IIR[PERR] bit.
- Parity Error Interrupt in T=1 mode This interrupt occurs when the received data contains a
 parity error. See Section 9.4.3.1.2 for full details. The interrupt request is cleared by writing an
 0b1 to the IIR[PERR] bit.
- Receiver Data Overrun Interrupt This interrupt occurs when the RXFIFO is full and cannot accept any more data. See Section for full details. The interrupt request is cleared by writing an 0b1 to the IIR[OVRN] bit.

9.4.6.1.2 Transmitter Related Interrupts

During transmission, the LSR[TX_WORKING] bit is set and the following can occur when enabled:

- Transmitter Data Refill Interrupt This interrupt indicates that the number of bytes in the TXFIFO is less than the trigger level specified in the FCR[TX_TL] field. The interrupt request is cleared when the number of bytes in the TXFIFO is increased to a point where the TXFIFO is at or above its trigger level.
- Block Waiting Time Interrupt This interrupt is an ISO protocol parameter that indicates that the maximum delay between the leading edge of the last character of a block sent by the USIM controller and the leading edge of the first character of the next block sent by the SmartCard has been violated. See Section 9.4.3.2.3 and the ISO standard for full details. The interrupt request is cleared by setting IIR[BWT].
- T=0 Error Interrupt In T=0 mode, this interrupt indicates that the SmartCard has signaled the USIM controller transmitter to repeat the transmission. See Section 9.4.3.1.1 for full details. The interrupt request is cleared via the T0_REPEAT or T0_CLR bits in the Error Control register.

9.4.6.1.3 Other Interrupts

 SmartCard Detection Interrupt - This interrupt indicates that a SmartCard has been inserted into its connector. The interrupt remains asserted until the it is cleared. The interrupt only asserts upon detection of a new SmartCard. The interrupt request is cleared by writing an 0b1 to the IIR[SmartCard_DET] bit.



9.4.6.2 Polled Mode

Interrupt and DMA requests are disabled in polled mode. FIFOs are accessed by software reading and writing the RBR and THR registers, respectively. Software checks the receiver and transmitter status by reading the LSR and FSR registers. Section 9.5.7, USIM FIFO Status Registers (FSRx), holds information regarding FIFO status. Section 9.5.12, USIM Extra Guard Time Registers (EGTRx), contains status information on data transfers. Since the receiver and the transmitter are controlled separately, either one or both can operate in polled mode.

9.4.6.3 DMA Request Mode

Data is entered and removed from the FIFOs via DMA requests in DMA request mode. DMA requests are enabled in Section 9.5.4, USIM Interrupt Enable Registers (IERx). The USIM controller has two DMA requests: one for TXFIFO data service, and one for RXFIFO data service.



Note

The FIFO trigger levels in the FIFO Control register must be set to 8 bytes to avoid unpredictable results when working in DMA mode. Other trigger levels are not supported in this mode.

9.4.6.3.1 Transmit Data Service

The DMA transmit request is generated when the DMA_TX request is enabled in the IER register and the number of bytes in the TXFIFO is below eight. The DMA controller then writes data to the TXFIFO. The DMA controller must be configured to 8 byte burst size, with data width of 1 byte. Each write by the DMA to the THR register adds a single byte to the TXFIFO. The number of bytes to be transmitted is programmed in the DMA controller.

9.4.6.3.2 Receive Data Service

The DMA receive request is generated in two situations:

- When the DMA_RX request is enabled in the IER and the number of bytes in the RXFIFO is equal to or greater than eight
- A time out situation occurs when:
 - The DMA_TIME bit is enabled in the IER and
 - The RXFIFO is not empty but the trigger level was not reached and
 - The RBR was not accessed before the Timeout period (defined in the Section 9.5.14, USIM Timeout Registers (TORx)) expired.

A DMA receive request is generated to remove trailing bytes from the RXFIFO.

The DMA controller reads data from the RXFIFO when one of the above situations occurs. The DMA controller can read up to 8 bytes of data for each DMA request. The number of bytes to be read is programmed in the DMA controller.

Software ensures that any remaining data in the RXFIFO is handled properly when the DMA reaches the end of its chain. This data handling should not be an issue since software detects how much data is being received via the ISO 7816-3 protocol. The USIM controller indicates an end-of-receive (EOR) status whenever the TOR or CWTR timeouts have expired and the DMA is reading the last byte in the RXFIFO.

Software should set up the DMA Channel Control/Status Register, DCSR, as noted in Table 209, to avoid having the DMA stop servicing the current chain when an EOR occurs and the end of a block has not yet been reached (recommended).

DCSR Bit Name	Bit Value	Comment
StopIrqEn	1	Interrupt when the Descriptor is finished.
EORIrqEn	0	No DMA interrupt after an EOR.
EORJmpEn	1	DMA services another channel if an EOR occurs.
EORStopEn	0	Keep waiting for more bytes until the Descriptor is finished.

Table 209: DCSR Setup to Ignore EOR

Refer to the figure Table 22-18, "DCSR0–31 Bit Definitions" on page 22-46 of the PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual for more information.

Do not use DMA for transferring trailing bytes from the receive FIFO. Always use PIO to transfer the trailing bytes. IER[DMA_TIME] must be cleared to disable the generation of EOR for the DMA.

Special Condition:

Parity errors enter the RXFIFO in T=1 DMA mode. A DMA receive request results in reading only the first 8 bits from the RBR; the parity error bit is not read. Software follows one of two possible approaches shown below to determine if a block contains a parity error in this mode. Each approach requires the DMA interrupt to be asserted. Refer to "Servicing Internal Peripherals" in the DMA chapter (*PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual*) for more details on the DMA interrupt.

- The DMA reads the whole block regardless of parity errors with the parity error interrupt disabled. After the block is read, the DMA interrupt occurs and software checks LSR[PERR] bit to determine if the block contains any parity errors.
- When a parity error occurs, the parity error software interrupt service routine waits for the DMA interrupt. Software then requests retransmission of the block upon receiving the DMA interrupt, indicating that the whole block has been read.

9.5 Register Descriptions

The following registers specify the control, status, and data functionality of the USIM controller. The addresses of these registers are shown as offsets to the base address for simplicity in describing the two separate USIM controllers.

9.5.1 Register Summary

There are seventeen 32-bit-wide registers in the USIM controller. Table 210 shows the registers and their addresses for each of the two instances of the USIM controller.

Physical Address	Description	Page
0x4160_0000	USIM Controller 1	
0x4160_0000	USIM Receive Buffer Registers (RBRx)	page 473
0x4160_0004	USIM Transmit Holding Registers (THRx)	page 474

Table 210: USIM Controller Register Summary



Physical Address	Description	Page
0x4160_0008	USIM Interrupt Enable Registers (IERx)	page 474
0x4160_000C	USIM Interrupt Identification Registers (IIRx)	page 476
0x4160_0010	USIM FIFO Control Registers (FCRx)	page 478
0x4160_0014	USIM FIFO Status Registers (FSRx)	page 480
0x4160_0018	USIM Error Control Registers (ECRx)	page 480
0x4160_001C	USIM Line Control Registers (LCRx)	page 481
0x4160_0020	USIM SmartCard Control Registers (USCCRx)	page 483
0x4160_0024	USIM Line Status Registers (LSRx)	page 484
0x4160_0028	USIM Extra Guard Time Registers (EGTRx)	page 486
0x4160_002C	USIM Block Guard Time Registers (BGTRx)	page 487
0x4160_0030	USIM Timeout Registers (TORx)	page 488
0x4160_0034	USIM Clock Registers (CLKRx)	page 488
0x4160_0038	USIM Divisor Latch Registers (DLRx)	page 490
0x4160_003C	USIM Factor Latch Registers (FLRx)	page 491
0x4160_0040	USIM Character Waiting Time Registers (CWTRx)	page 491
0x4160_0044	USIM Block Waiting Time Registers (BWTRx)	page 492
0x4160_0048- 0x4160_FFFC	reserved	reserved
0x4210_0000	USIM Controller 2	
0x4210_0000	USIM Receive Buffer Registers (RBRx)	page 473
0x4210_0004	USIM Transmit Holding Registers (THRx)	page 474
0x4210_0008	USIM Interrupt Enable Registers (IERx)	page 474
0x4210_000C	USIM Interrupt Identification Registers (IIRx)	page 476
0x4210_0010	USIM FIFO Control Registers (FCRx)	page 478
0x4210_0014	USIM FIFO Status Registers (FSRx)	page 480
0x4210_0018	USIM Error Control Registers (ECRx)	page 480
0x4210_001C	USIM Line Control Registers (LCRx)	page 481

Table 210: USIM Controller Register Summary (Continued)

Copyright © 2009 Marvell

Physical Address	Description	Page
0x4210_0020	USIM SmartCard Control Registers (USCCRx)	page 483
0x4210_0024	USIM Line Status Registers (LSRx)	page 484
0x4210_0028	USIM Extra Guard Time Registers (EGTRx)	page 486
0x4210_002C	USIM Block Guard Time Registers (BGTRx)	page 487
0x4210_0030	USIM Timeout Registers (TORx)	page 488
0x4210_0034	USIM Clock Registers (CLKRx)	page 488
0x4210_0038	USIM Divisor Latch Registers (DLRx)	page 490
0x4210_003C	USIM Factor Latch Registers (FLRx)	page 491
0x4210_0040	USIM Character Waiting Time Registers (CWTRx)	page 491
0x4210_0044	USIM Block Waiting Time Registers (BWTRx)	page 492
0x4210_0048–0x4210 _FFFC	reserved	reserved

Table 210: USIM Controller Register Summary (Continued)

9.5.2 USIM Receive Buffer Registers (RBRx)

The RBR contains the next byte to be read from the RXFIFO (see Table 211). In T=1 mode, a byte containing parity errors have bit 8 asserted. In T=0 mode, parity errors do not enter the RXFIFO.

The RBR register is a read-only register.



Table 211: RBRx Bit Definitions



Table 211: RBRx Bit Definitions (Continued)



9.5.3 USIM Transmit Holding Registers (THRx)

The THR contains the next byte to be written to the TXFIFO. Data bytes written to this register are stored in the TXFIFO and are transmitted to the SmartCard via the U_IO pin in a first-in-first-out manner. After writing at least one byte to the TXFIFO via the THR register, the USIM controller initiates transmission on the U_IO pin as soon as the block-guard time period is over. Software must keep track of whose turn it is to transmit on the I/O line: USIM controller transmitting on it U_IO pin or the SmartCard transmitting on it I/O pin.

THR is a write-only register. Write 0b0s to reserved bits.



Table 212: THRx Bit Definitions

9.5.4 USIM Interrupt Enable Registers (IERx)

The IER enables USIM controller interrupt requests and DMA requests. Each interrupt request is explained in the interrupt request mode section (see Section 9.4.6.1). Each DMA request is explained in the DMA request mode section (see Section 9.4.6.3).



Warning

Each type of interrupt request or DMA request can be enabled or disabled individually using the IER. The receiver-timeout interrupt request is separated from the receiver data-ready interrupt request to avoid having the CPU and the DMA controller simultaneously serve the RXFIFO.

The IER register is a read-write register. Write 0b0s to reserved bits; read from reserved bits are not defined.



Table 213: IERx Bit Definitions



Table 213: IERx Bit Definitions (Continued)

			P	h y 0 0	x4 x4	ca 16 21	IAd 50_0 0_0	dre 008 008	ess } }							IE IE	R 0 R 1				1				U	SIM	Co	ontr	oll	er			
User Settings																																	
Bit	31	3	0 2	9	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								r	ese	rve	d							DMA_TX	DMA_RX	DMA_TIME		reserved	smartCard_DE1	TDR	RDR	reserved	BWT	CWT	TIMEO	FRAMERR	TOERR	PERR	OVRN
Reset	?	7		,	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	?	?	0	0	0	?	0	0	0	0	0	0	0
		E	Bits	5			Acc	es	s		Na	me										De	scr	ipt	ion								
		t t																															
			6				R	/W			B/	NΤ		Blc 0 = 1 =	ock \ Dis En	Nai sabl abl	ting led ed	Tim	ie Ir	nterr	rupt	:											
			5				R	/W			C/	NΤ		Ch 0 = 1 =	arao Dis En	cter abl	Wa led ed	iting	, Tin	ne l	nte	rrup	it:										
			4				R	/W			TIN	1EC)	Re 0 = 1 =	ceiv Dis En	er abl	Time led ed	ə-Oı	ut In	terr	upt	:											
			3				R	/W		F	RAN	ИЕF	R	Fra 0 = 1 =	amir Dis En	ig E sabl abl	Error led ed	Inte	erru	pt:													
			2				R	/W			TOE	ERR	ł	T= 0 = 1 =	0 Er Dis En	ror abl	Inte led ed	rrup	ot Er	nabl	le:												
			1				R	/W			PE	RR		Pa 0 = 1 =	rity Dis En	Erro sabl	or In led ed	terr	upt	Ena	ble	•											
			0				R	/W			OV	'RN		Re 0 = 1 =	ceiv Dis En	er abl	Data led ed	a Ov	erru	ın Ir	nter	rup	t En	able	e:								

9.5.5 USIM Interrupt Identification Registers (IIRx)

The IIR specifies the source of each interrupt request. Each interrupt request is explained in the interrupt mode section (see Section 9.4.6.1). After software handles the interrupt source, it clears the interrupt request by writing an 0b1 to the corresponding IIR bit. There are several exceptions to this rule:

The receiver data ready (RDR) interrupt request is cleared only when the number of bytes in the RXFIFO drops below a programmable trigger level as specified by the RX_TL bits of the Section 9.5.6, USIM FIFO Control Registers (FCRx), on page 478. The RXFIFO is unloaded by reading data from the RBR or by clearing it.

- The receiver-timeout (TIMEO) interrupt request is cleared when reading the RBR or clearing the RXFIFO.
- The transmitter data-refill (TDR) interrupt request is cleared automatically when the number of bytes in the TXFIFO is at or above a programmable trigger level as specified by the TX_TL bits of the Section 9.5.6, USIM FIFO Control Registers (FCRx), on page 478. Data should be written to the THR to fill the TXFIFO.

A T=0 error is cleared by either setting a request to repeat the transmission of the last byte or by setting a request to proceed with transmission of the next byte. Both requests are set by writing the USIM Error Control Registers (ECRx)

			Phy C C	ysi)x4)x4	cal 160 210	Ad 0_0 0_0	ldr(00(00(ess C C					-			२0 २1								US	SIM	Co	ntr	ollo	er			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22 r	21 ese	20 rve	19 d	18	17	16	15	14	13	12	11	nartCard_DET 0	DR 6	RDR	reserved 4	9 BWT	5 CMT	4 OBMIT	FRAMERR ⁶	T0ERR 5	PERR	OVRN 0
Rosot	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	ร ว	0	0	2	0	0	0	0	0	0	0
Reset	•	Bi	its	•		\cc	es:	s.	•	Na	me	•	•	•	•	•	•	•	•	D)es	crip	otio	n	•	•	U	U	U	•	U	•
		31	:11			-	_			-	_		res	erve	ed							-										
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $																															
		? ?																														
			8				R			R	DR		Re 0 = 1 =	ceiv No Inte	er D inte errup	ata rrup ot ha	Rea t as oo	dy I ccur	nter red	rupt	:											
			7			-	_			-	_		res	erve	ed																	
			6			R/	W ¹			B	WТ		Blo 0 = 1 =	ck V No Inte	Vaiti inte errup	ng T rrup ot ha	Time t as oc	Inte	erruj red	ot:												
			5			R/	W ¹			C	WТ		Ch 0 = 1 =	arac No Inte	ter inte errup	Nait rrup ot ha	ing t as oc	Time ccur	e Int red	erru	pt:											
			4				R			TIN	ЛЕC)	Re 0 = 1 =	ceiv No Inte	er T inte errup	ime rrup ot ha	Out t as oo	Inte	errup red	ot:												

Table 214: IIRx Bit Definitions



Table 214: IIRx Bit Definitions (Continued)



¹ Write a 0b1 to clear this bit.

9.5.6 USIM FIFO Control Registers (FCRx)

The FCR allows:

- The TXFIFO and/or the RXFIFO to be reset
- Transmission to be temporarily stopped
- Parity error masking to occur in T=1 mode.

The trigger thresholds for the TXFIFO and RXFIFO must each be set for eight bytes to avoid unpredictable results when in DMA mode.

The FCR register is a write-only register. Reserved bits must be written with 0b0s.

			Ph	ysi 0x4 0x4	cal 16(21(Ad 0_0 0_0	dre 010 010	ess))							FC FC	R0 R1									U	SI	мс	ont	rol	ler			
User																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	∎ 11	1 1	0	9	8	7	76	5	4	3	2	1	0
			I	1	1	1	I			1	res	ser	ved		I		I								TX_TL		RX_TL		reserved	PEM	TX_HOLD	RESETTF	RESETRF
Reset	?	? ? <th?< th=""> <th?< th=""> <th?< th=""></th?<></th?<></th?<>															0	0															
		Bits Access Name Description 31:9 — — reserved 8 W TX_TL Transmitter Interrupt Trigger Level (Threshold):																															
	31:9 — reserved 8 W TX_TL Transmitter Interrupt Trigger Level (Threshold): Sets interrupt/DMA request trigger threshold for the TXFIFO:																																
	31.9 — — reserved 8 W TX_TL Transmitter Interrupt Trigger Level (Threshold): Sets interrupt/DMA request trigger threshold for the TXFIFO: 0= Trigger threshold is 0 byte 1= Trigger threshold is 8 bytes 7:6 W RX_TL Receiver Interrupt Trigger Level (Threshold): Set interrupt/DMA request trigger threshold for the RXFIFO:																																
	o vv IX_IL Iransmitter Interrupt Trigger Level (Threshold): Sets interrupt/DMA request trigger threshold for the TXFIFO: 0= Trigger threshold is 0 byte 1= Trigger threshold is 8 bytes 7:6 W RX_TL Receiver Interrupt Trigger Level (Threshold): Set interrupt/DMA request trigger threshold for the RXFIFO: 00= Trigger threshold is 1 byte 01= Trigger threshold is 4 bytes 10= Trigger threshold is 8 bytes																																
		5	:4			-	_			-	_		res	erve	əd																		
			3			١	N			PI	ΞM		Pai 0 = 1 = •	rity a p A p fou Lin FIF Inte	Erro T=1 parit pea ind ind ie S FO S erru enal	or M mo y er y er r on in: tatu Statu pt lo	ask de o ror bit s re us re dent	: only cor 8 o gis egis	/, bit ers t ning f the ter, l ster, ation	8 o he out RE LSR FS	f th RX t of 3R. R[I gis	ne I FIF f the ER PEI	RBI PO R ride R] R] R]	R is XF enc _N R[P	S as FIFC ie o UM	se Dis fa R]	erted s ma a par (if tl	whe iske ity e	en a d ar rror arity	cha nd do can	oes still	er v not be terr	vith upt
			2			١	N		Т	-X_ŀ	HOL	.D	Tra Wh bee Tra 0 = 1 =	insn ien insn : Tra : Tra	nit H this rans niss ansr ansr	lold bit ion niss niss	: ted. resi ion	o1, All ume res is s	tran the es w sume	ismi ren /her es ped	issi naii n th	ion nin nis l	sto g c bit i	ops hai is c	afte act	er er: re:	the s in t d to	curre he 1 0b0.	ent (TXF	char IFO	acte are	r ha	as d.
			1			١	N		F	RES	ETT	F	Re 0 = 1 =	set No TX	TXF effe FIF	FIFC ect O is): cle	are	d														
			0			١	N		F	RES	ETR	٢F	Re 0 = 1 =	set No RX	RXF effe FIF	FIFC ect O is	D: s cle	are	ed														

Table 215: FCRx Bit Definitions



9.5.7 USIM FIFO Status Registers (FSRx)

The FSR provides software with the number of bytes in each of the FIFOs and the number of parity errors in the RXFIFO. This register is used when working in Polled mode (see page 470).

The FSR register is a read-only register. Reads from reserved bits are not defined.

Table 216: FSRx Bit Definitions

			Ph	ysi 0x4 0x4	cal 16 21	Ad 0_0 0_0	dre 014 014	ess I I						1	FS FS	R 0 R 1								U	SIM	Co	onti	roll	er	1		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								res	serv	ved								F	ER	R_{-}	NU	М	Т	X_L	EN	IGT	Ή	R	X _I	LEN	IGT	Ή
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		в	its			Acc	es	S		Na	me										De	scr	ipti	ion								
		31	:15			-	_			-	_		res	serv	ed																	
		14	1:10				R		PE	ERR	N	UM	Pa Ind	rity licat	Erro	or N the i	umt num	ber: Iber	of c	chai	racte	ers v	with	a p	arity	/ er	ror i	n th	e R	XFI	FO.	
		g	9:5				R		тх	(_LE	ENG	στη	TX Ind	FIF	O L es t	eng the i	th: num	ber	of c	chai	racte	ers i	n th	ie T.	XFI	FO.						
		4	1:0				R		RX	(_LE	ENG	στη	RX Ind	(FIF licat	O L es t	eng the i	th: num	ıber	of c	chai	racte	ərs i	n th	ie R	XFI	FO.						

9.5.8 USIM Error Control Registers (ECRx)

The ECR allows software to determine the USIM controller behavior in parity-error situations and T=0 error situations when working in T=0 mode. The ECR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.



Table 217: ECRx Bit Definitions

			Ph	ysi 0x4 0x4	ca 16 21	IAd 0_0 0_0	ldre 018 018	ess 3 3							EC EC	R 0 R 1										U	SII	ЛС	on	tro	lle	ər			
User Settings																																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	4 1	3	12	11	1	0	9	8	7	6	5	4	1	3	2	1	0
											r	ese	rve	d													TO DEDEAT	TOCLR		nav lacal	PE.TI] - 	reserved		TOERR_TL
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		?	?	?	?	-	>	?	?	0	0	?	()	0	?	1	1
		в	its			Acc	es	s		Na	me											De	esc	ri	pt	ion									
			6			R/	′W ¹ ′W ¹		тс	_RI	EPE CLF	AT R	Re Re 0 = 1 = Cle 0 = 1 =	pea pea t ag Ch Ch ear 1 t T= Cle	t Cl ain ara ara Γ=0 ο ei eari	nara arao cter cter Erro ror	cter has rep or: has f T=	- T tra s t ea b =0	Fran ans beer at ir beer) err	sn mi n r n p n cl or	niss ssi epe roc lea	sior on c eate ess red	i: unt ed	il e	erro	or tri	gg	er th	res	hol	d (see	e be	llov	v) is
			5			-	_			_			res	erve	əd	-																			
		2	I:3			R	/~			PE.	_TL		Pai Ob(ena Ob(occ Ob ² to c Ob ²	rity 00 = able 01 = cur, 10 = occu 11 = cur,	Erro e Re if ei Re ur, if Re if ei	or Tr ecep nabl ecep f ena ecep nabl	tion tion ed tion able tion ed		· Lev of a of tw of th	vel sin ree ur	: ngle cor e co	e pa isei ons	urity cut ec	/ e ive utiv	erro e pa ve e pa	or ca arity pari arity	aus ver ity e	es a rors erroi rors	n ir ca rs c ca	nter use aus	ru se: se:	pt te an i s ar an i	o oo inte n int	rrup rrup rrup	r, if ot to upt ot to
			2			_				_			res	erve	ed																				
		1	:0			R	Ŵ		T	DER	RR_	TL	T=0 00 tran 01= and 10= and 11= and	0 Er = R nsm = Re d tra = Re d tra = Re d tra	ror ece issi ece insr ece insr ece insr	Trig optio on I otior niss otior niss otior	ger nold nof ion nof ion nof ion	Lo s tw ho th ho a ho	eve sing old. nree old. fou old.	r c	Thr T=(nse ons	esh) er cuti ecu	ve ve utiv	I) Ca T= e	aus =0 T=(T=	ses errc) er 0 ei	inte ors ror:	errup caus s ca s ca	ot ro ses use	equ int es ii	es err nte	at ar ∙upt erru	nd : rec pt r	adn Jne: Jne: Jne: Jne: Jne: Jne: Jne: Jne	st iest uest

Table 217: ECRx Bit Definitions (Continued)

¹ Write an 0b1 to clear this bit.

9.5.9 USIM Line Control Registers (LCRx)

The LCR allows software to define protocol and coding conventions for the USIM controller transmitter and receiver. The serial data format consists of a Start bit (logic 0), eight data bits that may be appear in different order and polarity, and a closing even parity bit. When the T=0 protocol is selected, error signaling may appear over the line through Guard time.



LCR[ORDER] and LCR[INVERSE] determine the data bit order and its polarity. After receiving the first byte of the ATR, decide whether the data order should be mirrored and whether data polarity should change. LCR[ORDER] and LCR[INVERSE] can be changed any time after the USIM controller receives the first byte. There is no need to reset the SmartCard if its transmission was not in the order expected by the USIM controller.

LCR[EPS] determines whether the parity bit is even. Set this bit when no activity is expected on the U_IO pin.

Protocol switch policy: Protocol switching can occur at three times:

- Through ATR After receiving byte using T=0 protocol, change the protocol to T=1 if the SmartCard supports this protocol. The advantage of using the T=0 protocol is a SmartCard reset is not needed when a single-parity error occurs.
- After the SmartCard finishes the ATR, the USIM controller is expecting data reception using the protocol defined by T=0 and TA2 (if it exists).
- After PPS the USIM controller may initiate a protocol and parameter selection session. If the session ended successfully, the USIM controller protocol may be changed.

Marvell recommends that any change in protocol be avoided under other scenarios.

The LCR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.

			Ph (ysi)x4)x4	cal / 160_ 210_	Ad _00 _00	dre 01C 01C	ess ; ;							LC LC	R0 R1								U	SIN		ont	roll	er			
User Settings																																
Bit	31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													res	ser	ved													тХ_т1	RX_T1	EPS	ORDER	NVERSE
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	1	0	0
		В	its		A	cc	ess	3		Na	me										De	scr	ipti	ion								
		3	1:5			_	_			_	_		res	erv	ed																	
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $																														
			3			R/	/W			RX	_T1		Re 0 = 1 =	ceiv : T= : T=	ver F 0 pr 1 pr	Prote oto	ocol col s col s	: set set	for t for t	he r he r	ece ece	iver iver										
			2			R/	Ŵ			E	PS		Eve W the of 0 0 = 1 = Se	en F hen da Db1 Se Se e <mark>S</mark> e	Parit EP ta w s is nds nds ectic	y S S is ord tran or o or o	elec 0b(bits nsmi chec chec 0.4.2	t (E), a an tteo cks cks	PS) n oc d th d or for o for o	: ld n e pa che odd evei	umt arity ckeo par n pa	ber o bit. d in ty a rity	of Ol Wh the is re as i	b1s ien dat equi requ	is t EP: ta w ired uire	rans S is ord by i d by	smit 0b1 bits inve dire	ted , an and rse ect d	or cl eve l pa con conv	heck en n rity l vent venti	ked umb bit. tion on	in ber

Table 218: LCRx Bit Definitions

		1	Ph (ysi 0x4 0x4	cal 16(21(Ad 0_0 0_0	ldr 010 010	ess C C		1	1		_	1	LC LC	R 0 R 1		1	I	I		I	1	U	SIM	Co	onti	oll	er	1		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved F<															EPS	ORDER	INVERSE														
Reset	? ?															1	0	0														
		F 22 3 3 3 3 3 5 5 2 4 ?																														
			1			R	/W			OR	DE	2	Tra 0 = 1 =	Insr Bit) Use Inv bit) Use	nit/ egul , M ed i verte , LS ed i	Rec SB SB n Di ed F SB c n In	eiv orm of d irec orr of da vers	e Bi at - ata t Cc nat ata t se C	it O LSE tran onve - M rans Conv	rde 3 of ismi entic 3B o smit /ent	r: dat ittec on. S of da ited ion.	a tra I/rec See ata t /reco Seo	ansr seive Sec ran eive e Se	nitte ed la ction smit ed la ectic	ed/re ast (9.4 ted/ st (a on 9	ecei (and .2. /rec and .4.2	ived d the eive the 2.	first en gr ed fir n gu	t (af uaro st (iard	ter s d tim afte tim	star ne). r sta e).	t art
			0			R	/W		I	NVE	ERS	Ε	Bit 0 = 1 =	inve 0b Us 0b	ersio 0 tr ed i 1 tra ed i	on: ans n Di Insr n In	mitt irec nitte vers	ed/r t Co ed/re se C	ece onve ecei Conv	eiveo entic ved vent	d as on. S as ion.	V _{lo} See V _{lov} See	_{w,} 0 <mark>Sec</mark> v, 0t e Se	b1 t ction b0 tr	rans 9.4 ans on 9	smit I.2. mitt .4.2	tted/ ted/r	rece	eive ivec	d as d as	s V _h V _{hi}	igh∙ gh∙

Table 218: LCRx Bit Definitions (Continued)

9.5.10 USIM SmartCard Control Registers (USCCRx)

The USCCR is used when dealing with Section 9.4.5, SmartCard Management.

The USCCR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.



Table 219: USCCRx Bit Definitions



9.5.11 USIM Line Status Registers (LSRx)

The LSR provides status information concerning data transfers. Most of the status bits have a corresponding Interrupt bit and are explained in detail in Section 9.4.6. The LSR bits that do not have a corresponding interrupt are: RXD, RX_WORKING, TX_WORKING, RX_EMPTY_N, and TX_REFILL. The Waiting Time and Error Status bits (BWT, CWT, FRAMERR, PERR, OVRN) are cleared after the LSR is read or when their corresponding interrupt sources are cleared. The T=0 error is an exception; it is cleared only when ECR[T0_REPEAT] or ECR[T0_CLR] is set to 0b1.

An interrupt request associated with a Waiting Time or an Error Status bit is not cleared when the corresponding status bit is read from the LSR. The interrupt request is only cleared by writing an 0b1 to the corresponding bit in the Section 9.5.5, USIM Interrupt Identification Registers (IIRx)

The LSR register is a read-only register. Reads from reserved bits are not defined.

			Ph	ys 0x 0x	41 42	al 160 210	A c 0_0 0_0	ddi)02)02	es 4 4	s					L	_SF _SF	20 21									U	SI	IM	Co	ontr	oll	er			
User Settings																																			
Bit	31	30	29	28	3 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1	2 1	1	10	9	8		7	6	5	4	3	2	1	0
									re	serv	ed							RXD	RX_WORKING			KA_EMP17_N	חצ	r	ese	erv	ed	ł	BWT	CWT	TIMEO	FRAMERR	TOERR	PERR	OVRN
Reset	?	?	?	?	•	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0) (1		?	?	?		?	0	0	0	0	0	0	0
	Bits Access Name Description 31:16 - - reserved 15 R RXD Reflects Sampled Data from LLIO Pipe																																		
	31:16 — — reserved 15 R RXD Reflects Sampled Data from U_IO Pin: 0 = 11 IO pin is currently at logic 0b0																																		
		31:16 — — reserved 15 R RXD Reflects Sampled Data from U_IO Pin: 0 = U_IO pin is currently at logic 0b0 1 = U_IO pin is currently on logic 0b1 14 R RX_WORKING Receiver Working:																																	
		S1.10 — reserved 15 R RXD Reflects Sampled Data from U_IO Pin: 0 = U_IO pin is currently at logic 0b0 1 = U_IO pin is currently on logic 0b1 14 R RX_WORKING Receiver Working: 0 = Receiver idle 1 = Receiver is in process																																	
		1	3				F	र		тх	_W0	ORKI	NG	Tra 0 = 1 =	nsn Tra Tra	nitte ansr ansr	er W nitte nitte	/ork er id er in	ing: lle i pro	: oce	ess														
		1	2				F	२		R۶	(_EN	ΛΡΤΥ	′_N	RX 0 = 1 =	FIF RX RX	O N (FIF (FIF	lot l O i O i	Emp s en s no	oty: npty ot er	/ mp	oty														
		1	1				F	ર			Т	DR		Tra 0 = 1 =	nsn Nu Nu	nitte mb mb	er D er o er o	ata f ch f ch	Ref ara ara	fill: icte	: ers ers	in tl in tl	ne ne	T> T>	(FI (FI	FO FO	is is	at o les	ora stl	abov nan	/e F FC	CR R[T	דד] ר_X	_TI "L]	_]
		10):7					_						res	erve	əd																			
		(6				F	र			B	WΤ		Blc 0 = 1 =	ock BV BV	Wa /T T	itin Fime	g Ti eout	me t pe t pe	rio rio	od is od is	s no s ov	t c er	ove	r										
			5				F	ર			С	WТ		Ch 0 = 1 =	arac CV CV	cter VT ⁻ VT ⁻	Wa Tim Tim	iitiną eou eou	g Ti t pe t pe	me eric eric	e: od is od is	s nc s ov	t c er	ove	er										
			4				F	ર			TIN	ΛEΟ		Re 0 = 1 =	ceiv TO TO	er ⁻ R T R T	Time Time	e Oi eout eout	ut: pe pe	rio rio	od is od is	no ov	t o ər	ove	r										
		;	3				F	२			RA	MER	R	Fra 0 = 1 =	min Fra Fra	ig E amii amii	irroi ng e ng e	r: erroi erroi	ha ha	is r is c	not occ	occ urre	ur d	rec	1										

Table 220: LSRx Bit Definitions



Table 220: LSRx Bit Definitions (Continued)



9.5.12 USIM Extra Guard Time Registers (EGTRx)

The EGTR specifies the number of extra Guard-Time moments (EGTM) between bytes transmitted by the USIM controller. This register can hold any value between 0-255. In the T=0 protocol, the USIM controller starts measuring the extra Guard-Time period 12 moments after the last byte's start bit. In T=1, counting of the extra Guard-Time period starts 11 etu after transmission of the last byte's start bit. See Table 221.

The EGTR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.

Table 221: Number of ETU Between a Transmitted Byte Leading Edge in Different Protocols

Protocol	Spacing Between a Transmitted Byte Leading Edge (in etu)
T=0	12 + EGTM
T=1	11 + EGTM



Table 222: EGTR Bit Definitions

9.5.13 USIM Block Guard Time Registers (BGTRx)

Block Guard time is a protocol parameter from standard *ISO 7816-3* and specification *3G TS 31.101*. It is defined as the minimum number of Guard-Time moments (starting from the last mandatory Guard-Time moment) during which the USIM controller transmitter cannot access the U_IO pin after the SmartCard finishes its transmission.



Note

The value used in the BGT register is not the same as the value specified for ISO 7816-3 and 3G TS 31.101. The BGT register uses a value that is 12 moments less in T=0 mode and 11 moments less in T=1 mode than the value specified by the standards, but the overall effect is the same. See Table 223.

The BGTR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.

Table 223: Block Guard Time Specified in 3G TS 31.101

	T=0	T=1
Value as specified in protocol BGT definition	16	22
Value converted to BGTR definition	4	11



Table 224: BGTRx Bit Definitions



9.5.14 USIM Timeout Registers (TORx)

The TOR allows software to detect when data is left in the RXFIFO for some time with no Receive activity on the U_IO pin. See Section 9.4.6 for more information. Timeout is measured from the number of moments that have passed since:

- The last byte entered the RXFIFO or
- Since the RXFIFO was read.

The timeout count stops when the RXIFO is empty or when receive activity resumes on the U_IO pin. The TOR specifies the trigger threshold for the timeout interrupt.

The TOR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.



Table 225: TORx Bit Definitions

9.5.15 USIM Clock Registers (CLKRx)

The CLKR allows software to select values that specify the SmartCard clock, U_CLK, using the methodology described in Section 9.4.4. The CLKR can not be updated while CLKR[RQST] is set. Any writes to the CLKR when CLKR[RQST] is set are ignored. The SmartCard clock is disabled and

Copyright © 2009 Marvell

its frequency is set to 4 MHz by default after reset. The USIM Controller internal clock, CLK_USIM, can be disabled for power savings by asserting bit CLKR[STOP_CLK_USIM]. CLK_USIM is disabled by default after system reset.

The USIM controller registers may be read/written when CLK_USIM is disabled.

The CLKR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.

			Ph	ysi 0x4 0x4	ica 11(12 ⁻	al Ac 60_0 10_0	ddr 03 03	es: 4 4	5					(KF	R0 R1						1		U	SIM	Ca	ont	ro	olle	ər			
User Settings																																		
Bit	31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	1	7	16	15	14	13	12	11	10	9	8	7	6	5	4	4	3	2	1	0
	reserved									STOP_CLK_USIM	STOP_LEVEL	STOP_UCLK	RQST	re	ese	rve	ed		I	עוכ	15	50	R[7	7:0]	I									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	1	0	1	0	?	?	?	?	0	0	0	0	0	0	1	1	0
		В	its			Acc	es	s		Na	Description																							
		3	1:16			_	_			_	res	serv	ed																					
			15			R	Ŵ		S	TOP <u>.</u> US	 Stop USIM Controller's Clock: 0 = Starts the USIM controller internal clock, CLK_USIM 1 = Stops the USIM controller internal clock. Does not stop the clock that controls the USIM controller registers. 																							
			14			R	W		ST	OP_	LEV	/EL	Sto 0 = 1 =	op L = U_ = U_	.ev _Cl _Cl	rel: LK LK	sto	ops ops	on on	low higl	h													
			13			R	Ŵ		S	rop <u>.</u>	_UC	LK	Stop Clock: 0 = Starts the U_CLK clock 1 = Stops the U_CLK clock																					
			12			I	२			RQST Clock Change Request 0 = Request not occurring, C 1 = Request occurring, do no						t ing, CLKR may be updated do not update CLKR																		
		1	1:8				_				res	serv	ed																					
		-	7:0			R	Ŵ			DIVI	Clock Divisor: The U_CLK frequency is 48 MHz/DIVISOR. A value of 0b0s results unpredictable behavior.										in													

Table 226: CLKRx Bit Definitions





Note

Changing U_CLK affects the ETU period. See Section 9.4.4.2. Software can enter a new value to CLKR at any given time. However, the new value is activated only when the USIM controller completes all previous pending activities (that is, transmission/ reception, Block Guard Time, and extra Guard-Time periods are finished and the RXFIFO is empty).

Marvell recommends that the U_CLK frequency be 4 MHz. However, it is possible to use other frequencies. In such cases, change the value of the CLKR register and follow the values of the Programmable Baud Rate Generator registers.

9.5.16 USIM Divisor Latch Registers (DLRx)

The DLR contains the divisor used in determining the baud rate (see Section 9.4.4.2). The reset value conforms to the *ISO* 7816-3 requirement that during the ATR the etu is 372 clock cycles.

The DLR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.



Table 227: DLRx Bit Definitions

Note

Change in the actual baud-rate is not immediate. Refer to Section 9.4.4.2.1, Determining the Baud Rate, on page 465 for a description of the conditions when the baud rate change occurs.

9.5.17 USIM Factor Latch Registers (FLRx)

The FLR contains the factor used in determining the baud rate (see Section 9.4.4.2). The reset value conforms to the *ISO 7816-3* requirement that the etu is 372 clock cycles during the ATR. The FLR must be modified before the DLR.

The FLR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.

Table 228: FLRx Bit Definitions

_.

			Ph (ysi)x4)x4	cal 160 210	Ad 0_0 0_0	030 030	ess ; ; ;							FL FL	R0 R1								U	SIM		ontr	oll	er			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved FACTOR																													
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	1	0	1	1
		Bi	ts			Acc	es	5		Na	me										De	scr	ipt	ion								
		3	1:8			-	_			-	_		res	erve	ed																	
		7	:0			R	/W			FAC	то	R	Baud Factor : Determines the number of samples per bit. Number of samples woul (FACTOR + 1). ISO standard demands minimum of 6 samples; there 5 is the minimum value for this field.							oulc əref	l be ore											

9.5.18 USIM Character Waiting Time Registers (CWTRx)

Character Waiting time, described in Section 9.4.3.2.1, is a protocol parameter from standard *ISO 7816-3* and specification *3G TS 31.101*. It is defined as the maximum delay between the leading edges of two consecutive characters in a block. During the ATR, the ISO standard specifies an Initial Waiting time of 9600 etu. This Initial Waiting time is equivalent to CWT and therefore, the reset value of CWT is 9600 - 12 = 9588 etu. The number "12" is a result of how the CWT is measured, and because the FIFOs are reset to T=0 mode. For a Receive occurring in T=1 mode, the value would be 9600 - 11 = 9589.

The CWTR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.



Table 229: CWTRx Bit Definitions



9.5.19 USIM Block Waiting Time Registers (BWTRx)

Block waiting time, described in Section 9.4.3.2.3, is a protocol parameter from standard *ISO* 7816-3 and specification *3G TS 31.101*. It is defined as the maximum delay between the leading edge of the last character of the block received by the SmartCard and the leading edge of first character of the next block sent by the SmartCard.

The BWTR register is a read-write register. Write 0b0s to reserved bits; reads from reserved bits are not defined.



Table 230: BWTRx Bit Definitions

10 Two-Wire Serial Interface Bus Interface Unit

The Two-Wire Serial Interface bus (TWSI, formerly called I²C) is a true multi-master bus including collision detection and arbitration. Refer to the Two-Wire Serial Interface *Bus Specification* for full details of Two-Wire Serial Interface bus operation.

A separate Two-Wire Serial Interface module referred to as the *power TWSI module* is used to interface to the power management IC and that is described in Volume I of this developers manual.

10.1 Overview

The TWSI bus interface unit allows the processor to serve as a master and slave device residing on the TWSI bus, which is a serial bus (developed by Phillips Corporation) consisting of a two-pin interface. SDA is the data pin for input and output functions and SCL is the clock pin for reference and control of the TWSI bus.

The TWSI bus allows the TWSI unit to interface to other TWSI peripherals and microcontrollers. The serial bus requires minimal hardware for an economical system to communicate status and control information between the processor and external devices.

The TWSI bus interface unit is a peripheral device that resides on the processor peripheral bus. Data is transmitted to and received from the TWSI bus via a buffered interface. Control and status information is relayed through a set of memory-mapped registers. Refer to the *TWSI Bus Specification* for complete details on TWSI bus operation.



Note

The processor implementation of the TWSI unit does not support the hardware general call (see Section 10.4.12 for a description of the General Call Address), 10-bit slave addressing or CBUS compatibility.

There are no differences between the TWSI bus controllers among the PXA32x processor, PXA31x processor or PXA30x processor.

10.2 Features

TWSI bus interface unit features are:

- TWSI unit is compliant to TWSI Bus Specification Version 2.1 with the exception of support for the hardware general call (see Section Table 237: for a description of the General Call Address), 10-bit slave addressing and CBUS compatibility.
- Multi-master and arbitration support
- Supports standard-mode operation up to 100 Kbits/sec
- Supports fast-mode operation up to 400 Kbits/sec

Copyright © 2009 Marvell





Note

TWSI operational frequencies during master mode decreases due to pullup resistors on the bus. Therefore, SCL frequency is proportional to 1/R.

10.3 Signal Descriptions

Table 231 describes the Two-Wire Serial Interface bus signals, SDA, and SCL.

Table 231: Two-Wire Seria	I Interface Signal	Descriptions
---------------------------	--------------------	--------------

Signal Name	Input/Output	Description
SDA	Bidirectional	TWSI serial data/address signal
SCL	Bidirectional	TWSI serial clock line signal

10.4 Operation

The *TWSI Bus Specification* defines a serial protocol for passing information between agents on the bus, using the two-pin interface shown in Table 231: a serial data and address (SDA) line and a serial clock line (SCL). Each device on the TWSI bus is recognized by a unique seven-bit address and can operate as a transmitter or as a receiver in master or slave mode. Table 232 defines the TWSI-bus terminology.

TWSI Device	Definition
Transmitter	Sends data over the TWSI bus.
Receiver	Receives data over the TWSI bus.
Master	Initiates transfers, generates clock signals, and terminates transactions.
Slave	Device addressed by a master; it responds by transmitting or receiving data over the Two-Wire Serial Interface bus.
Multi-master	More than one master can attempt to control the bus at the same time without corrupting the message.
Arbitration	Ensures that only one master controls the bus when more than one master simultaneously tries to control the bus. This technique avoids message corruption.
Acknowledge	The receiver response to the master generated acknowledge clock pulse on SCL. The acknowledge can be either a positive-acknowledge (ACK) or a negative-acknowledge (NAK).
ACK	The condition on the Two-Wire Serial Interface bus where the master generates an acknowledge clock pulse and the receiver holds the SDA line low during the high period of the clock pulse.

Table 232: TWSI Bus Definitions

TWSI Device	Definition
NAK	The condition on the Two-Wire Serial Interface bus where the master generates an acknowledge clock pulse and the receiver holds the SDA line high during the high period of the clock pulse.

Table 232: TWSI Bus Definitions (Continued)

For example, the processor TWSI interface can act as a master on the bus to address an EEPROM as the slave to receive data (see Figure 82). When the TWSI interface addresses the EEPROM, it serves as a master transmitter and the EEPROM as a slave receiver. When the TWSI interface reads data, it serves as a master receiver and the EEPROM as a slave transmitter. Whether as a transmitter or receiver, the master generates the clock, initiates the transaction, and terminates the transaction.

Figure 82: Two-Wire Serial Interface Bus Configuration Example



The TWSI bus uses an open-drain wired-AND structure, which allows multiple devices to drive the bus lines and to communicate status about events such as arbitration, wait states, and error conditions. When a master drives the clock (SCL) line during a data transfer, it transfers a bit on every instance that the clock is high. When the slave is unable to accept or drive data at the rate requested by the master, the slave can hold SCL low between the high states to insert wait intervals. The master clock can be altered only by another master during arbitration or by a slow slave peripheral that keeps the clock line low.

The TWSI bus allows multiple masters, which means that more than one device can initiate data transfers at the same time. Bus arbitration resolves conflicts between masters. Two masters can drive the bus simultaneously, provided they drive identical data. A master loses the arbitration if it tries to drive SDA high while another master is driving SDA low. The SCL line is a synchronized combination of clocks generated by the masters using the wired-AND connection to the SCL line.

TWSI transactions are either initiated by the TWSI interface as a master or received by the TWSI interface as a slave. Both conditions can result in Reads, writes, or both over the TWSI bus.

10.4.1 **Operational Blocks**

The Two-Wire Serial Interface unit resides on the processor peripheral bus. The processor interrupt mechanism can be used to notify the CPU of activity on the TWSI bus. Software polling of the Two-Wire Serial Interface Status register bits can be used instead of interrupts. The TWSI interface consists of the two-wire interface to the TWSI bus, an eight-bit buffer for passing data to and from the processor, a set of Control and Status registers, and a Shift register for parallel/serial conversions (see Figure 84).

Copyright © 2009 Marvell







The TWSI interface initiates an interrupt to the processor when:

- A buffer is full
- A buffer is empty
- The TWSI interface slave address is detected
- Arbitration is lost, or
- A bus-error condition occurs

All interrupt conditions must be cleared explicitly by software. See Section 10.5.3 for details.

The Two-Wire Serial Interface Control, Status, and Data registers are located in the TWSI memory-mapped address space. Section 10.5 defines the registers and their functions. The eight-bit TWSI Data Buffer register (IDBR) is used to transmit and receive data to and from the TWSI bus using an internal Shift register that is not user accessible. The TWSI interface supports fast-mode operation up to 400 kbps and standard-speed operation up to 100 kbps. See the *TWSI Bus Specification* for more information.

10.4.2 Two-Wire Serial Interface Bus Interface Modes

The TWSI unit can accomplish a transfer in different operational modes. Table 233 summarizes the different modes.

Table	233:	Modes	of	Operation
-------	------	-------	----	-----------

Mode	Description
Master-transmit	 TWSI interface acts as a master Used for transmit operations TWSI interface sends the data TWSI interface generates the clock Slave device is in Slave-Receive mode
Master-receive	 TWSI interface acts as a master Used for receive operations TWSI interface receives the data TWSI interface generates the clock Slave device is in Slave-Transmit mode
Slave-transmit	 TWSI interface acts as a slave Responds to a master Read operation TWSI interface sends the data Master device is in Master-Receive mode
Slave-receive (default)	 TWSI interface acts as a slave Responds to a master Write operation TWSI interface receives the data Master device is in Master-Transmit mode

While the TWSI interface is idle, it defaults to Slave-Receive mode. This mode allows the interface to monitor the bus and receive any slave addresses intended for the processor TWSI interface.

When the TWSI interface receives an address that matches the seven-bit address in the TWSI Slave Address register (ISAR) or the general-call address (see Section 10.4.12), the interface either remains in Slave-Receive mode or switches to Slave-Transmit mode. The Read/Write bit (R/nW) determines which mode the interface enters. The R/nW bit is the least significant bit of the byte containing the slave address. If R/nW is clear, the master that initiated the transaction intends to write data, and the TWSI interface remains in Slave-Receive mode. If the R/nW bit is set, the master that initiated the transaction intends to read data, and the TWSI interface switches to Slave-Transmit mode. Section 10.4.10 further defines slave operation.

When the processor initiates a Read or Write on the TWSI bus, it switches the interface from the default Slave-Receive mode to the Master-Transmit mode. If the transaction is a Write, the TWSI interface remains in Master-Transmit mode after the address transfer is completed. If the transaction is a Read, the TWSI interface transmits the slave address, then switches to Master-Receive mode. Section 10.4.8 further defines master operation.

10.4.3 Start and Stop Bus States

The TWSI bus specification defines a Start transaction used at the beginning of a transfer, and a Stop transaction used at the end of a transfer. A Start condition occurs if a high-to-low transition occurs on the SDA line when SCL is high. A Stop condition occurs if a low-to-high transition occurs

Copyright © 2009 Marvell



on the SDA line when SCL is high. Figure 84 shows the relationship between the SDA and SCL lines for Start and Stop.





The TWSI unit uses the ICR[START] and ICR[STOP] bits to:

- Initiate an additional byte transfer
- Initiate a Start condition on the TWSI bus
- Enable data chaining (repeated Start)
- Initiate a Stop condition on the TWSI bus

Table 234 defines the START and STOP bits in the ICR.

Table 234: START and STOP Bit Definition	IS
--	----

STOP Bit	START Bit	Condition	Notes
0	0	No Start or Stop	The Two-Wire Serial Interface interface sends a no Start or Stop condition when multiple data bytes are to be transferred.
0	1	Start condition and repeated Start	The Two-Wire Serial Interface interface sends a Start condition and transmits the IDBR eight-bit contents. The IDBR must contain the seven-bit slave address and the R/nW bit before a Start is initiated. For a repeated start, the IDBR contains the target slave address and the R/nW bit, which allows a master to make multiple transfers to different slaves without giving up the bus. The interface stays in Master-Transmit mode for writes and switches to Master-Receive mode for Reads.
1	X	Stop condition	In Master-Transmit mode, the Two-Wire Serial Interface interface transmits the IDBR eight-bit contents and sends a Stop condition on the TWSI bus. In Master-Receive mode, ICR[ACKNAK] must be set, which defines a negative-Acknowledge (NAK) pulse (see Section 10.4.6). The Two-Wire Serial Interface interface transmits the NAK pulse, places the received data byte into the IDBR, and sends a Stop condition on the Two-Wire Serial Interface bus.

Copyright © 2009 Marvell

10.4.3.1 Start Condition

The Start condition (ICR[START]=1, ICR[STOP]=0) initiates a master transaction or repeated Start. Before it sets ICR[START], software must load the target slave address and the R/nW bit in the IDBR (see Section 10.5.5). The Start and the IDBR contents are transmitted on the TWSI bus after ICR[TB] is set. The TWSI bus stays in Master-Transmit mode for Write requests and enters Master-Receive mode for read requests. For a repeated Start, a change in Read or Write, or a change in the target slave address, the IDBR contains the updated target slave address and the R/nW bit. A repeated Start enables a master to make multiple transfers to different slaves without surrendering the bus.

The Start condition is not cleared by the TWSI interface. If the TWSI interface loses arbitration while initiating a Start, it may re-attempt the Start when the bus is freed. See Section 10.4.7 for details on how the TWSI interface functions in those circumstances.

10.4.3.2 No Start or Stop Condition

The no Start or Stop condition (ICR[START]=0, ICR[STOP]=0) is used in Master-Transmit mode while the TWSI interface is transmitting multiple data bytes (see Section Figure 85:). Software writes the data byte, and the TWSI interface sets ISR[ITE] and clears ICR[TB]. Software then writes a new byte to the IDBR and sets ICR[TB], which initiates the new byte transmission. This process continues until software sets ICR[START] or ICR[STOP]. ICR[START] and ICR[STOP] are not cleared automatically by the TWSI interface after the transmission of a Start, Stop, or repeated Start.

After each byte transfer, including the acknowledge pulse defined by the ICR[ACKNAK] control bit, the TWSI interface holds the SCL line low to insert wait states until ICR[TB] is set. This action notifies the TWSI interface to release the SCL line and allow the next information transfer to proceed.

10.4.3.3 Stop Condition

The Stop condition (ICR[START]=X, ICR[STOP]=1) terminates a data transfer. In Master-Transmit mode, ICR[STOP] and ICR[TB] must be set to initiate the last byte transfer (see Section Figure 85:). In Master-Receive mode, the TWSI interface must set ICR[ACKNAK], ICR[STOP], and ICR[TB] to initiate the last transfer. Software must clear ICR[STOP] after the Stop condition is transmitted.

Figure 85: Start and Stop Conditions



10.4.4 Data Transfer Sequence

The TWSI unit transfers data in 1-byte increments and always follows this sequence:



- 1. Start
- 2. Seven-bit slave address
- 3. R/nW bit
- 4. Acknowledge pulse
- 5. Eight bits of data
- 6. Acknowledge pulse
- 7. Repeat of steps 5 and 6 for the required number of bytes
- 8. Repeated Start (repeat step 1) or Stop

10.4.5 Data and Addressing Management

The TWSI Data Buffer register (IDBR) and the TWSI Slave Address register (ISAR) manage data and slave addressing. The IDBR (see Section 10.5.5) contains one byte of data or a seven-bit slave address and the R/nW bit. The ISAR contains the processor programmable slave address. The TWSI interface puts received data into the IDBR after a full byte is received and acknowledged. To transmit data, the CPU writes to the IDBR, and the TWSI interface passes the information to the serial bus when ICR[TB] is set. See Section 10.5.4.

When the TWSI interface is in master- or Slave-Transmit mode:

- Software writes data to the IDBR over the internal bus, which initiates a master transaction or sends the next data byte after ISR[ITE] is set.
- TWSI interface transmits data from the IDBR when ICR[TB] is set.
- When enabled with the ICR[ITEIE] bit set, an IDBR transmit-empty interrupt is signalled when a byte is transferred on the TWSI bus and the acknowledge cycle is complete.
- When the TWSI interface is ready to transfer the next byte before the CPU has written the IDBR and a Stop condition is not in place, the TWSI interface inserts wait states until the CPU writes a new value to the IDBR and sets ICR[TB].

When the TWSI interface is in master- or Slave-Receive mode:

- The processor reads IDBR data over the internal bus after the IDBR receive-full interrupt is signalled (if enabled with the ICR[DRFIE] bit set).
- TWSI interface transfers data from the Shift register to the IDBR after the acknowledge cycle completes.
- TWSI interface inserts wait states until the IDBR is read. See Section 10.4.6 for information about the acknowledge pulse in receive mode.
- After the CPU reads the IDBR, the TWSI interface unit updates the ICR[ACKNAK] and ICR[TB] bits, allowing the next byte transfer to proceed.

10.4.5.1 Addressing a Slave Device

As a master device, the TWSI interface must compose and send the first byte of a transaction. This byte consists of the slave address for the intended device and a R/nW bit for transaction definition. To address a slave device, write the slave address and the R/nW bit to the IDBR (see Figure 86).



Figure 86: Data Format of First Byte in Master Transaction

The first byte transmission must be followed by a positive-acknowledge (ACK) pulse from the addressed slave. When the transaction is a Write, the TWSI interface remains in Master-Transmit mode and the addressed slave device stays in Slave-Receive mode. When the transaction is a read, the TWSI interface switches to Master-Receive mode immediately following the ACK, and the addressed slave device switches to Slave-Transmit mode. When a negative-acknowledge (NAK) is returned, the TWSI interface aborts the transaction by automatically sending a Stop and setting ISR[BED].

When the TWSI interface is enabled and idle, it remains in Slave-Receive mode and monitors the TWSI bus for a Start signal. When it detects a Start condition, the TWSI interface reads the first seven bits and compares them to those in the ISAR and the general call address (0x00). When the bits match those in the ISAR register, the TWSI interface reads the eighth bit (R/nW bit) and transmits an ACK pulse. The TWSI interface either remains in Slave-Receive mode (R/nW = 0) or switches to Slave-Transmit mode (R/nW = 1). See Section 10.4.12 for actions when a general call address is detected.

10.4.6 Two-Wire Serial Interface Acknowledge

Every TWSI byte transfer must be accompanied by an acknowledge pulse that the master or slave receiver must generate. The transmitter must release the SDA line for the receiver to transmit the acknowledge pulse (see Figure 87).







In Master-Transmit mode, if the target slave receiver cannot generate the positive-acknowledge (ACK) pulse, the SDA line remains high, which indicates a negative-acknowledge (NAK). The lack of an ACK causes the TWSI interface to set ISR[BED] and generate the associated interrupt when enabled. The TWSI interface automatically generates a Stop condition and aborts the transaction.

In Master-Receive mode, the TWSI interface sends a negative-acknowledge (NAK) pulse to signal the slave transmitter to stop sending data. The ICR[ACKNAK] bit controls the ACK/NAK pulse value driven onto the TWSI bus. As required by the TWSI bus protocol, ISR[BED] is not set for a Master-Receive mode NAK. The TWSI interface automatically transmits the ACK pulse after it receives each byte from the serial bus. Before the unit receives the last byte, software must set ICR[ACKNAK] to generate a NAK. The NAK pulse, sent after the last byte, signals that the last byte has been sent.

In slave mode, the TWSI interface automatically acknowledges its own slave address, regardless of the ICR[ACKNAK] setting. In Slave-Receive mode, an ACK response automatically follows a data byte, regardless of the ICR[ACKNAK] setting. The TWSI unit sends the ACK value after receiving the eighth data bit of the byte.

In Slave-Transmit mode, receiving a NAK from the master indicates the last byte is transferred. The master then sends either a Stop or repeated Start. The ISR[UB] remains set until a Stop or repeated Start is received.

10.4.7 Arbitration

TWSI bus arbitration is required due to the multi-master capabilities of the Two-Wire Serial Interface bus. Arbitration is used when two or more masters simultaneously generate a Start condition within the minimum Two-Wire Serial Interface hold time of the Start condition.

Arbitration can continue for a long period of time. If the address field and the R/nW bit are the same, the arbitration moves to the data. Due to the wired-AND nature of the TWSI bus, no data is lost if both (or all) masters are outputting the same bus states. If the address, the R/nW bit, or the data are different, the master, which transitioned to the high state (master data is different from SDA), loses arbitration and shut off its data drivers. When losing arbitration, the TWSI bus interface unit shuts off the SDA or SCL drivers for the remainder of the byte transfer, sets the arbitration loss detected bit (ISR[ALD]) at the end of byte transfer, then returns to idle (slave-receive) mode.

10.4.7.1 SCL Arbitration

Each master on the TWSI bus generates its own clock on the SCL line for data transfers. As a result, clocks with different frequencies may be connected to the SCL line. Because data is valid when a clock is in the high period, bit-by-bit arbitration requires a defined clock synchronization procedure.

Clock synchronization is through the wired-AND connection of the TWSI interfaces to the SCL line. When a master clock changes from high to low, the master holds down the SCL line for its associated period (see Figure 88). A clock cannot switch from low to high if another master has not completed its period. The master with the longest low period holds down the SCL line. Masters with shorter periods are held in a high wait-state until the master with the longest period completes. After the master with the longest period completes, the SCL line changes to the high state and masters with the shorter periods continue the data cycle.

Figure 88: Clock Synchronization During Arbitration



10.4.7.2 SDA Arbitration

Arbitration on the SDA line can continue for a long time because it starts with the address and R/nW bits and continues through the data bits. Figure 89 shows the arbitration procedure for two masters. More than two masters may be involved if more than two masters are connected to the bus. If the address bit and the R/nW are the same, the arbitration scheme considers the data. Because the TWSI bus has a wired-AND nature, a transfer does not lose data if multiple masters signal the same bus states. If the address and the R/nW bit or the data they contain are different, the master that sent the first high data bit loses arbitration and shuts off its data drivers. If the TWSI interface loses arbitration, it shuts off the SDA or SCL drivers for the rest of the byte transfer, sets ISR[ALD], and returns to Slave-Receive mode.



Figure 89: Arbitration Procedure for Two Masters



If the TWSI interface loses arbitration as the address bits are transferred and it is not addressed by the address bits, the TWSI interface re-sends the address when the TWSI bus becomes free. A re-send is possible because registers IDBR and ICR are not overwritten by the TWSI unit when arbitration is lost.

If the TWSI interface loses arbitration because another bus master addresses the processor TWSI unit as a slave device, the TWSI interface switches to Slave-Receive mode and overwrites the original data in register IDBR. Software can clear the Start and re-initiate the master transaction.

Note

Software must not allow the Two-Wire Serial Interface unit to write to its own slave address as this can cause the Two-Wire Serial Interface bus to enter an indeterminate state.

Boundary conditions exist for arbitration when an arbitration process is in progress and a repeated Start or Stop condition is transmitted on the Two-Wire Serial Interface bus. To prevent errors, the Two-Wire Serial Interface unit, acting as a master, provides for the following sequences:

- No arbitration occurs between a repeated Start condition and a data bit
- No arbitration occurs between a data bit and a Stop condition
- No arbitration occurs between a repeated Start condition and a Stop condition

These situations arise only when different masters write the same data to the same target slave simultaneously and arbitration is not resolved after the first data-byte transfer.


Software must ensure that arbitration is resolved quickly. For example, software can ensure that masters send unique data by requiring that each master transmit its TWSI address as the first data byte of any transaction. When arbitration is resolved, the winning master sends a restart and begins a valid data transfer. The slave discards the master address and uses the other data.

10.4.8 Master Operations

When software initiates a Read or Write on the TWSI bus, the TWSI unit switches from the default Slave-Receive mode to Master-Transmit mode. The seven-bit slave address and the R/nW bit follow the Start pulse. After the master receives an ACK, the TWSI interface enters one of two master modes:

- Master-transmit TWSI interface writes data
- Master-receive TWSI interface reads data

The CPU writes to the ICR register to initiate a master transaction. Data is *read and written* from the TWSI unit through the memory-mapped registers. Table 235 describes the TWSI unit responsibilities as a master device.

TWSI Master Action	Mode of Operation	Definition
Generate clock output	Master-transmit Master-receive	The master drives the SCL line.ICR[SCLE] and ICR[IUE] must be set.
Write target slave address to IDBR	Master-transmit Master-receive	 The CPU writes to IDBR bits [7:1] before enabling a Start condition. The first seven bits are sent on the TWSI bus after Start. See Section 10.4.3.
Write R/nW bit to IDBR	Master-transmit Master-receive	 CPU writes to least significant IDBR bit with target slave address. If R/nW bit is low, master remains a master-transmitter. If high, master switches to a master receiver. See Section 10.4.5.
Signal Start condition	Master-transmit Master-receive	 See Generate clock output action in this table. After the target slave address and R/nW bit are in the IDBR, Software sets ICR[START]. Software sets ICR[TB] to initiate the Start condition. See Section 10.4.3.
Initiate first data byte transfer	Master-transmit Master-receive	 The CPU writes a data byte to the IDBR The TWSI interface transmits the byte when ICR[TB] is set. The TWSI interface clears ICR[TB] and sets ISR[ITE] when the transfer is complete.

Table 235: Master Transactions



TWSI Master Action	Mode of Operation	Definition
Arbitrate for TWSI bus	Master-transmit Master-receive	 If two or more masters signal a Start within the same clock period, arbitration must occur. The TWSI interface arbitrates for as long as needed. Arbitration takes place during slave address and R/nW bit or data transmission and continues until all but one master loses the bus. No data is lost. If the TWSI interface loses arbitration, it sets ISR[ALD] after the byte transfer is completed and switches to Slave-Receive mode. If the TWSI interface loses arbitration as it attempts to send the target address byte, it attempts to resend the byte when the bus becomes free. Software must ensure that the boundary conditions described in Section 10.4 do not occur.
Write one data byte to the IDBR	Master-transmit only	 Occurs when ISR[ITE] is set and ICR[TB] is clear. If the IDBR transmit-empty interrupt is enabled, the interrupt is generated. The CPU writes one data byte to the IDBR, sets the appropriate START/STOP bit combination, and sets ICR[TB] to send the data. Eight bits are taken from the Shift register and written to the serial bus. The eight bits are followed by a Stop, if requested by ICR[STOP] being set.
Wait for Acknowledge from slave receiver	Master-transmit only	As a master transmitter, the processor TWSI interface generates the clock for the acknowledge pulse. The processor TWSI interface releases the SDA line to allow slave-receiver acknowledge transmission. See Section 10.4.6.
Read one byte of TWSI data from the IDBR	Master-receive only	 Eight bits are read from the serial bus, collected in the Shift register, then transferred to the IDBR after the ICR[ACKNAK] bit is read. The CPU reads the IDBR when ISR[IRF] is set and ICR[TB] is clear. If the IDBR receive-full interrupt is enabled, it is signalled to the CPU. When the IDBR is read, if ISR[ACKNAK] is clear (indicating ACK), the software must clear the ICR[ACKNAK] bit and set ICR[TB] to initiate the next byte Read. If ISR[ACKNAK] is set (indicating NAK), ICR[TB] is clear, ICR[STOP] is set, and ISR[UB] is set, then the last data byte has been read into the IDBR, and the TWSI interface is sending the Stop. If ISR[ACKNAK] is set (indicating NAK) and ICR[TB] is clear, but ICR[STOP] is clear, then the software has two options: Set ICR[START], write a new target address to the IDBR, and set ICR[TB], which sends a repeated Start. Set ICR[MA] and leave ICR[TB] clear, which sends a Stop only.

Table 235: Master Transactions (Continued)

TWSI Master Action	Mode of Operation	Definition
Transmit acknowledge to slave transmitter	Master-receive only	 As a master receiver, the processor TWSI interface generates the clock for the acknowledge pulse and drives the SDA line during the acknowledge cycle. If the next data byte is to be the last transaction, the user software sets ICR[ACKNAK] for NAK generation. See Section 10.4.6.
Generate a repeated Start to chain TWSI transactions	Master-transmit Master-receive	 Data chaining takes place by using a repeated Start condition instead of a Stop condition. The repeated Start is generated after the last data byte of a transaction has been transmitted on the TWSI bus, as described in Section 10.4.4. The software must write the next target slave address and the R/nW bit to the IDBR, sets ICR[START], and sets ICR[TB]. See Section 10.4.3.
Generate a Stop	Master-transmit Master-receive	 A Stop is generated after the last data byte of a transaction has been transmitted on the TWSI bus, as described in Section 10.4.4. ICR[STOP] must be set in order to generate the Stop condition. See Section 10.4.3.

Table 235: Master Transactions (Continued)

When the software needs to read data, the Two-Wire Serial Interface unit transitions from Slave-Receive mode to Master-Transmit mode to transmit the start address. Immediately following the ACK pulse, the TWSI unit transitions to Master-Receive mode to wait for the reception of the Read data from the slave device (see Figure 90). It is also possible for multiple transactions to occur during an Two-Wire Serial Interface operation, such as transitioning from master-receive to master-transmit through a repeated start.

For example, switching from master-receive to master-transmit through a repeated start or data chaining (see *Figure 91*). Figure 92 shows the SDA and SCL wave forms for a complete data transfer.

Figure 90: Master Receiver Read from Slave Transmitter





Figure 91: Master-Receiver Read from Slave-Transmitter / Repeated Start*



*Full title: Master-Receiver Read from Slave Transmitter/Repeated Start/Master-Transmitter Write to Slave-Receiver

Figure 92: A Complete Data Transfer



10.4.9 Master Mode Programming Examples

10.4.9.1 Initialize Unit

- 1. Set the slave address in the ISAR.
- 2. Enable the preferred interrupts in the ICR. Do not enable the arbitration-loss-detected interrupt.
- 3. Set the ICR[IUE] and ICR[SCLE] bits to enable the TWSI interface and SCL.

10.4.9.2 Write 1 Byte as a Master

- 1. Load target slave address and R/nW bit in the IDBR. R/nW must be 0 for a Write.
- 2. Initiate the Write. Set ICR[START], clear ICR[STOP], clear ICR[ALDIE], set ICR[TB]
- When an IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[UB] = 1, ISR[RWM] = 0
- 4. Write a 1 to the ISR[ITE] bit to clear interrupt.
- Write a 1 to the ISR[ALD] bit if set. If the master loses arbitration, it performs an address retry when the bus becomes free. The arbitration-loss-detected interrupt is disabled to allow the address retry.
- 6. Load data byte to be transferred in the IDBR.

- Initiate the Write. Clear ICR[START], set ICR[STOP], set ICR[ALDIE], set ICR[TB]
- 8. When an IDBR transmit-empty interrupt occurs (unit is sending Stop). Read ISR register: ISR[ITE] = 1, ISR[UB] = x, ISR[RWM] = 0
- 9. Write a 1 to the ISR[ITE] bit to clear the interrupt.
- 10. Clear ICR[STOP] bit.

10.4.9.3 Read 1 Byte as a Master

- 1. Load target slave address and R/nW bit in the IDBR. R/nW must be 1 for a Read.
- Initiate the Write. Set ICR[START], clear ICR[STOP], clear ICR[ALDIE], set ICR[TB]
- When an IDBR transmit-empty interrupt occurs.
 Read ISR register: ISR[ITE] = 1, ISR[UB] = 1, ISR[RWM] = 1
- 4. Write a 1 to the ISR[ITE] bit to clear the interrupt.
- 5. Initiate the Read. Clear ICR[START], set ICR[STOP], set ICR[ALDIE], set ICR[ACKNAK], set ICR[TB]
- When an IDBR receive-full interrupt occurs (unit is sending Stop). Read ISR register: IDBR receive full (1), ISR[UB] = x, ISR[RWM] = 1, ACK/NAK bit (1)
- 7. Write a 1 to the ISR[IRF] bit to clear the interrupt.
- 8. Read IDBR data.
- 9. Clear ICR[STOP] and ICR[ACKNAK] bits

10.4.9.4 Write 2 Bytes and Repeated Start Read 1 Byte as a Master

- 1. Load target slave address and R/nW bit in the IDBR. R/nW must be 0 for a Write.
- 2. Initiate the Write. Set ICR[START], clear ICR[STOP], clear ICR[ALDIE], set ICR[TB]
- 3. When an IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[UB] = 1, ISR[RWM] = 0
- 4. Write a 1 to the ISR[ITE] bit to clear interrupt.
- 5. Load data byte to be transferred in the IDBR.
- 6. Initiate the Write.

Clear ICR[START], clear ICR[STOP], set ICR[ALDIE], set ICR[TB]

- When an IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[UB] = 1, ISR[RWM] = 0
- 8. Write a 1 to the ISR[ITE] bit to clear interrupt.
- 9. Repeat steps 5-8 one time.
- 10. Load target slave address and R/nW bit in the IDBR. R/nW must be 1 for a Read.
- Send repeated Start as a master. Set ICR[START], clear ICR[STOP], clear ICR[ALDIE], set ICR[TB]
- 12. When an IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[UB] = 1, ISR[RWM] = 1
- 13. Write a 1 to the ISR[ITE] bit to clear interrupt.
- 14. Initiate the Read. Clear ICR[START], set ICR[STOP], set ICR[ALDIE], set ICR[ACKNAK], set ICR[TB]
- 15. When an IDBR receive-full interrupt occurs (unit is sending Stop). Read ISR register: ISR[IRF] = 1, ISR[UB] = x, ISR[RWM] = 1, ISR[ACKNAK] = 1.
- 16. Write a 1 to the ISR[IRF] bit to clear the interrupt.
- 17. Read IDBR data.
- 18. Clear ICR[STOP] and ICR[ACKNAK] bits



10.4.9.5 Read 2 Bytes as a Master—Send Stop Using the Abort

- 1. Load target slave address and R/nW bit in the IDBR. R/nW must be 1 for a Read.
- 2. Initiate the Write.
 - Set ICR[START], clear ICR[STOP], clear ICR[ALDIE], set ICR[TB]
- When an IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[UB] = 1, ISR[RWM] = 1
- 4. Write a 1 to the ISR[ITE] bit to clear interrupt.
- 5. Initiate the Read Clear ICR[START], clear ICR[STOP], set ICR[ALDIE], clear ICR[ACKNAK], set ICR[TB]
- When an IDBR receive-full interrupt occurs. Read ISR register: ISR[IRF] = 1, ISR[UB] = 1, ISR[RWM] = 1, ACK/NAK bit (0)
- 7. Write a 1 to the ISR[IRF] bit to clear the interrupt.
- 8. Read IDBR data.
- 9. Clear ICR[STOP] and ICR[ACKNAK] bits
- Initiate the Read. Clear ICR[START], clear ICR[STOP], set ICR[ALDIE], set ICR[ACKNAK], set ICR[TB] ICR[STOP] is not set because Stop or repeated Start will be decided on the byte Read.
- 11. When an IDBR receive-full interrupt occurs. Read ISR register: ISR[IRF] = 1, ISR[UB] = 1, ISR[RWM] = 1, ISR[ACKNAK] = 1
- 12. Write a 1 to the ISR[IRF] bit to clear the interrupt.
- 13. Read IDBR data.
- 14. Initiate Stop abort condition (Stop with no data transfer). Set ICR[MA]

Note

If a NAK is not sent in Step 11, the next transaction must involve another data byte Read.

10.4.10 Slave Operations

Table 236 describes how the TWSI unit operates as a slave device.

 Table 236: Slave Transactions

TWSI Slave Action	Mode of Operation	Definition
Slave-receive (default mode)	Slave-receive only	 The TWSI interface monitors all slave address transactions. ICR[IUE] must be set. The TWSI interface monitors bus for Start conditions. When a Start is detected, the interface reads the first 8 bits and compares the most significant seven bits with the seven-bit ISAR and the general call address (0x00). If there is a match, the TWSI interface sends an ACK. If the first 8 bits are zeros, this is a general call address. If ICR[GCD] is clear, both the ISR[GCAD] and ISR[SAD] are set. See Section 10.4.12. If the eighth bit of the first byte (R/nW bit) is low, the TWSI interface stays in Slave-Receive mode, and ISR[SAD] is cleared. If R/nW bit is high, the ²C unit switches to Slave-Transmit mode, and ISR[SAD] is set.

TWSI Slave Action	Mode of Operation	Definition
Set the slave-address- detected bit	Slave-receive Slave-transmit	 Indicates the interface has detected an TWSI operation that addresses the processor (this includes general call address). The processor can distinguish an ISAR match from a general call by reading ISR[GCAD]. An interrupt is generated, if enabled, after the matching slave address is received and acknowledged.
Read one byte of TWSI data from the IDBR	Slave-receive only	 This operation occurs when ISR[IRF] is set and ICR[TB] is clear. If enabled, the IDBR receive-full interrupt is generated. Eight bits are read from the serial bus into the shift register. When a full byte has been received and the ACK/NAK bit is completed, the byte is transferred from the Shift register to the IDBR. Occurs when the IDBR receive full bit in the ISR is set and the transfer byte bit is clear. If enabled, the IDBR receive-full interrupt is signalled to the CPU. Software reads one data byte from the IDBR. When the IDBR is read, the software must write the preferred ICR[ACKNAK] bit and sets ICR[TB]. This causes the TWSI interface to stop inserting wait states and let the master transmitter transmit the next chunk of information.
Transmit Acknowledge to master transmitter	Slave-receive only	 As a slave receiver, the TWSI interface pulls the SDA line low to generate the ACK pulse during the high SCL period. ICR[ACKNAK] controls the acknowledge pulse that the TWSI interface drives. See Section 10.4.6.
Write one byte of TWSI data to the IDBR	Slave-transmit only	 This operation occurs when ISR[ITE] is set and ICR[TB] is clear. If enabled, the IDBR transmit-empty interrupt is generated. The software must write a data byte to IDBR and sets ICR[TB] to start the transfer.
Wait for Acknowledge from master receiver	Slave-transmit only	• As a slave transmitter, the TWSI interface releases the SDA line to allow the master receiver to pull the line low for the ACK. See Section 10.4.6.

Table 236: Slave Transactions (Continued)

Figure 93 through Figure 95 are examples of TWSI transactions and show the relationships between master and slave devices.

Figure 93: Master Transmitter Write to Slave Receiver





Figure 94: Master Receiver Read from Slave-Transmitter



Figure 95: Master-Receiver Read to Slave-Transmitter, Repeated Start**



** Full Title: Master-Receiver Read to Slave Transmitter, Repeated Start, Master-Transmitter Write to Slave Receiver.

10.4.11 Slave Mode Programming Examples

10.4.11.1 Initialize Unit

- 1. Set the slave address in the ISAR.
- 2. Enable preferred interrupts in the ICR.
- 3. Set the ICR[IUE] bit to enable the TWSI interface.

10.4.11.2 Write *n* Bytes as a Slave

- When a slave-address-detected interrupt occurs. Read ISR register: ISR[SAD] = 1, ISR[UB] = 1, ISR[RWM] = 1, ISR[ACKNAK] = 0
- 2. Write a 1 to the ISR[SAD] bit to clear the interrupt.
- 3. Return from interrupt.
- 4. Load data byte to transfer in the IDBR.
- 5. Set ICR[TB] bit.

- When a IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[ACKNAK] = 0, ISR[RWM] = 0
- 7. Load data byte to transfer in the IDBR.
- 8. Set the ICR[TB] bit.
- 9. Write a 1 to the ISR[ITE] bit to clear interrupt.
- 10. Return from interrupt.
- 11. Repeat steps 6 to 10 for *n*-1 times. If, at any time, the slave does not have data, the TWSI interface keeps SCL low until data is available.
- 12. When a IDBR transmit-empty interrupt occurs. Read ISR register: ISR[ITE] = 1, ISR[ACKNAK] = 1, ISR[RWM] = 0
- 13. Write a 1 to the ISR[ITE] bit to clear interrupt.
- 14. Return from interrupt
- 15. When a slave-Stop-detected interrupt occurs. Read ISR register: ISR[UB] = 0, ISR[SSD] = 1
- 16. Write a 1 to the ISR[SSD] bit to clear interrupt.

10.4.11.3 Read *n* Bytes as a Slave

- 1. When a slave-address-detected interrupt occurs. Read ISR register: ISR[SAD] = 1, ISR[UB] = 1, ISR[RWM] = 0
- 2. Write a 1 to the ISR[SAD] bit to clear the interrupt.
- 3. Return from interrupt.
- 4. Set ICR[TB] bit to initiate the transfer.
- 5. When an IDBR receive-full interrupt occurs. Read ISR register: ISR[IRF] = 1, ISR[ACKNAK] = 0, ISR[RWM] = 0
- 6. Read IDBR to get the received byte.
- 7. Write a 1 to the ISR[IRF] bit to clear interrupt.
- 8. Return from interrupt.
- 9. Repeat steps 4 to 8 for *n*-1 times. Once the IDBR is full, the TWSI interface keeps SCL low until the data is read.
- 10. Set ICR[TB] bit to release TWSI bus and allow next transfer.
- 11. When a slave-stop-detected interrupt occurs. Read ISR register: ISR[UB] = 0, ISR[SSD] = 1
- 12. Write a 1 to the ISR[SSD] bit to clear interrupt.

10.4.12 General Call Address

A general call address is a transaction with a slave address of 0x00. When a device requires the data from a general call address, it acknowledges the transaction and stays in Slave-Receive mode. Otherwise, the device ignores the general call address. The other bytes in a general call transaction are acknowledged by every device that uses it on the bus. Devices that do not use these bytes must not send an ACK. The meaning of a general call address is defined in the second byte sent by the master transmitter. Figure 96 shows a general call address transaction. The least significant bit of the second byte, called B, defines the transaction. Table 237 shows the valid values and definitions when B = 0.

The Two-Wire Serial Interface unit supports sending and receiving general call address transfers on the TWSI bus. When software sends a general call message from the TWSI interface, software must set the ICR[GCD] bit to prevent the processor TWSI interface from responding as a slave.



Note

If the ICR[GCD] is not set when software sends a general call message from the TWSI interface, the TWSI bus enters an indeterminate state.

If the TWSI interface acts as a slave and receives a general call address while the ICR[GCD] bit is clear, it:

- Sets the ISR[GCAD] bit
- Sets the ISR[SAD] bit
- Interrupts the processor (if the interrupt is enabled)

If the TWSI interface receives a general call address and the ICR[GCD] bit is set, it ignores the general call address.

Figure 96: General Call Address



Table 237: General Call Address Second Byte Definitions

Least Significant Bit of Second Byte (B)	Second Byte Value	Definition
0	0x06	2-byte transaction in which the second byte tells the slave to reset and store this value in the programmable part of its address.
0	0x04	2-byte transaction in which the second byte tells the slave to store this value in the programmable part of its address. No reset.
0	0x00	Not allowed as a second byte
NOTE: Other valu	es are not fixe	d and must be ignored.

Software must ensure that the TWSI interface is not busy before it asserts a reset. Software must also ensure that the TWSI bus is idle when the unit is enabled after reset. When directed to reset, the TWSI interface, except for ISAR, returns to the default reset condition. ISAR is not affected by a reset.

When B=1, the sequence is a hardware general call and is not supported by the TWSI interface. Refer to the Two-Wire Serial Interface *Bus Specification* for information on hardware general calls. TWSI 10-bit addresses and CBUS compatibility are not supported.

10.4.13 Glitch Suppression Logic

For F/S mode, the glitch suppression specification is 50ns. Glitches are suppressed for a length of time given by: 4 * (1 / TWSI input clock frequency). For example, with a 32.8 MHz input clock frequency, glitches of 120 ns or less are suppressed.

10.4.14 Reset Conditions

Software must ensure that the TWSI unit is not busy (ISR[UB] = 0) before it asserts a reset. Software must also ensure that the TWSI bus is idle (ISR[IBB] = 0) when the unit is enabled after reset. When directed to reset, the TWSI interface, except for ISAR, returns to the default reset condition. ISAR is not affected by a reset.

When the ICR[UR] bit is set, the TWSI interface resets but the associated TWSI MMRs remain intact. When resetting the TWSI interface with the ICR unit reset, use the following guidelines:

- 1. Set the reset bit in the ICR register and clear the remainder of the register.
- 2. Clear the ISR register.
- 3. Clear reset in the ICR.

10.5 Register Descriptions

For any access to any TWSI registers, the CKEN bit for the TWSI unit must be enabled (D0CKEN_B[CKEN4] must be set).

10.5.1 Register Summary

Table 238 summarizes the standard interface TWSI registers, which are located in the peripheral memory-mapped address space.

Address	Description	Page
0x4030_0000 - 0x4030_1676	Reserved	_
0x4030_1680	Two-Wire Serial Interface Bus Monitor Register (IBMR)	page 522
0x4030_1688	Two-Wire Serial Interface Data Buffer Register (IDBR)	page 521
0x4030_1690	Two-Wire Serial Interface Control Register (ICR)	page 515
0x4030_1698	Two-Wire Serial Interface Status Register (ISR)	page 518
0x4030_16A0	Two-Wire Serial Interface Slave Address Register (ISAR)	page 520
0x4030_16A8 0x403F_FFFF	reserved	_

Table 238: Standard Two-Wire Serial Interface Register Addresses

10.5.2 Two-Wire Serial Interface Control Register (ICR)

The processor uses the bits in the TWSI Control register (ICR) to control the TWSI unit. These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 239: ICR Bit Definitions



			Ph	ysi 0x4	cal 03(Ac 0_1	ldro 690	ess)							IC	R								St	tan	dar	d 1	w	SI			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							re	ese	rve	ł							MODE	UR	SADIE	ALDIE	SSDIE	BEIE	DRFIE	ITEIE	GCD	IUE	SCLE	МА	TΒ	ACKNAK	STOP	START
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	its		1	Acc	es	S		١a	me										De	scr	ipt	ion								
			8			R	/W			ITI	EIE		IDE 0 = 1 =	BR Dis En tra	Trai sab abl nsr	nsm le ir es t nitti	nit E nteri he ng a	mpt rupt TWS a by	ty In SI in rte o	nterr nterf onto	ace the	Ena e to e TW	able inte /SI	rrup bus	ot th	e p	roce	esso	or at	ter		
			7			R	/W			G	CD		Ge 0 = 1 = Thi me	ner En Dis sla is bi	al C abl sab ive. it m ige	all e th le T ust fror	Disa e T WS be : n th	able WS II inf set ⁻ e T	e: I int terfa whe WSI	erfa ace en se l inte	ice res end erfa	to re pon ling ace.	espo se t a m	ond o ge nast	to (ene er n	gen ral o nod	eral call e ge	cal me: ene	l me ssao ral c	essa ges :all	ige: as i	s. a
	6 R/W										JE		TW 0 = So So ena this	/SI to En ftwa ftwa able s bit	Uni sab any abl are are are	t Er les f es t mus D00	habl the tve f he st gu st gu CKE	e: unit tran TWS uara uara	anc sac SI in ante ante B[CI	d do tion terf e th KEN	es i s. ace e T at t I4]	not i wS he i mus	mas efau I bu ntei st be	ster Ilts t Is is rnal e se	any o S idle clo t) b	r tra lave e be ck t efoi	nsa e-Re efore o th	ctio ecei e se e T ettir	ns c ive i etting WS	or re mod g thi l un r cle	spo le). is b it is eari	nd it. ng
			5			R	/W			sc	LE		SC 0 = 1 =	L E Dis En	nat sab abl	ole: les es t	the he	TW TW	'SI ii SI cl	nter lock	face ou	e fro tput	om o for	drivi ma	ng stei	the r-mo	SCI ode	∟ lin ope	ie. erati	on.		
	4 R/W									M	1A		Ma Us wit 0 = 1 = Wr ICF ICF ICF	ister ed k hou : Th : Th : Th nen R[TF Res R[TF Res R[S : R[S	r Ab by t t tra e T e T e T binee 3] b ster 5TO ed 3] b	bort: he ⁻ ansi WS WS Mas it is d to it r Re P] t Star it m	TWS mitti I inf I inf ter- cle b be nust ceiv pit w rt, so	SI in ing a terfa terfa Tran area ser ren ve m vas ettir ren	nterf ano ace nsm d ar nt, s nain node not ng th nain	face ther tran sen nit m nd II ettir cle e, w set) set) i cle	in i da sm ds s ode DBF ar ar. hen an sit s ar.	mas ta b its S Stop a, af R[IT nas n a N d th end	ter yte: Stop wi ter E] b ter E] b ter s th	mod on thou tran bit is abo (is s roce ne S	de t if I(ut da sen sen sen esso top	o ge CR[{ ata itting t. W t se t wit or d . Or	ene STC tran g a /her ends thou oes nce	PP] smi data not ut a not	e a S is si issic a by mo e Sto Sto t sei in, f	Stop et. on. te, f re c op. o nd a he	he lata The	1

Table 239: ICR Bit Definitions (Continued)



Table 239: ICR Bit Definitions (Continued)

			Ph	ysi 0x4	cal 03	Ac 0_1	ldro 690	ess)							IC	R								S	tan	daı	rd 1	w	SI			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							re	ese	rve	d							MODE	UR	SADIE	ALDIE	SSDIE	BEIE	DRFIE	ITEIE	GCD	IUE	SCLE	MA	TΒ	ACKNAK	STOP	START
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		В	its			Acc	es	s		Na	me										De	scr	ipt	ion								
			3			R	/W			Т	В		Tra Us 0 = 1 = Th has inc	ansf ed f = Cl = Se e pr s cc :ludi v (in	er E eare end/ oce omp ing	Byte end ed b rec ssc lete ack ting	e: by T eive or ca ed. I now wa	rece WS a t an n n m /led it st	eive I int oyte noni aste ge p tates	a b erfa tor er o ouls s) u	oyte ace this r sla se, t ntil	on whe bit ave he TB	the en the mo FWS	TW ne b eter de, SI in et.	SI b oyte min afte iterf	is s is s ie w r ea ace	: sent /her ach e ho	/rec the byte	e by e tra the	ed. te tr ansf SCI	ans er _ lin	fer e
2 R/W ACKNAK The positive/negative acknowledge pulses 2 R/W ACKNAK The positive/negative acknowledge pulses 0 = Send a positive acknowledge pulses receive mode: 0 = Send a negative acknowledge pulses byte. 1 = Send a negative acknowledge byte. The TWSI interface automative acknowledge responding to its slave address of the AC														vled vled vled vlec stica	edge t by ge (dge dge dlly s or AK	e co the ACI (NA send whe con	ntro TW (K) (K) ds a en ro trol-	ol bi /SI i oulse puls n A espe bit :	t, A inte e af se a .CK ond sett	CKI rfac ter i fter fter jul ling	NAK rece rece se v in S	K, de her eivin eivi seivi whe Slav	efine i in i ig a ng a ng a n e-R	es th nas data a da ecei	ne ter a ita ive							
			1			R	/W			ST	ΟP		Sto Us the AC Se 0 = 1 =	op: ed t TV KN ctio = Dc = Se	o in VSI AK n 10 o no	itiat bus cor 0.4. t se a S	te a s wh trol 3.3, and top.	Sto ien bit <mark>Sto</mark> a St	p co in m mus op C top.	ondi nast st be Cone	ition ter r e se ditio	n aft mod et in m fo	er tr le. I cor or de	ans n M ijun etail	ferr aste ctior s of	ing er-F n w ^t the	the Rece ith t e Ste	nex eive he S op s	kt da mo STC state	ata b de,)P b e.	yte the it. S	on iee
			0			R	/W			ST	ART	-	Sta Us mc sta 0 = 1 =	art: ed t ode. ite. = Do = Se	to ir Se o no end	iitia e <mark>S</mark> t se a S	te a ecti end tart	Sta on a Si pul:	art c 10.4 tart se.	onc 3.1 pul:	litio I, S se.	n to tart	the Cor	TW nditi	/SI on f	unit or c	t wh deta	en i ils d	in m of th	iasti ie S	ər tart	

10.5.3 Two-Wire Serial Interface Status Register (ISR)

Two-Wire Serial Interface interrupts are signalled to the processor interrupt controller by the Two-Wire Serial Interface Interrupt Status register. Software uses the ISR bits to check the status of the Two-Wire Serial Interface unit and bus. ISR bits (bits 9-5) are updated after the ACK/NAK bit has completed on the Two-Wire Serial Interface bus. See Table 240.

The ISR is also used to clear interrupts signalled from the TWSI bus interface unit, and include the following:

- IDBR receive full
- IDBR transmit empty
- Slave address detected
- Bus error detected
- Stop condition detect
- Arbitration lost

Table 240: ISR Bit Definitions

			Ph	ysi 0x4	cal 03	Ac 0_1	ldro 698	ess B							I	ISR										s	Sta	and	ar	dТ	w	51			
User Settings																											I								
Bit	31	3	0 29	28	27	26	25	24	23	22	21	20	19	18	1	7 1	6	15	14	4 1	13	12	11	10	9	8		7	6	5	4	3	2	1	0
										res	erv	/ed														GCAD	2000	IRF	ш	ALD	SSD	IBB	UB	ACKNAK	RWM
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	? 1	•	?	?	•	?	?	?	0	0	0		0	D	0	0	0	0	0	0
		E	lits			Acc	es	s		Na	me												De	sc	rip	tior	n								
		3	1:12			-	_			-	_		res	serv	ec	k																			
			9		R	/Wri cli /Wri	ite 1 ear ite 1 ear		BI S <i>i</i>	ED		Bu 0 = 1 = • • NC	s E NCC Th fol As aft As DTE	rrc e lov a er a er a : \ C A c	or D error TW wing a ma a b a sla Soft cond ddre	ete SI SI ste yte ve an diti ess a	ect ete int erro er 1 e w re an are ion s D add	ed ecter or c trai vas ce er mi s c ete	l: ed fac cor ins s s sive rro ius do ect	ndi mi en er, r o t g no ted	set tior tter t. the ccu uar t or l: as o	s th ns: , nc TV urs, cant ccu	is t o A(VSI TW ee r. S	oit v CK int /SI tha ee ed.	vher was erfac bus t mis Sec	tr	t det letec ger rans blace on 10	tec tec ner act 2.4	ts c d or ate ion Star	one n th s a s co rt ai	of t e in NA ontii	he terf K p nue Stop	ace ulse	9.	
													1 =	Th the en	ie e g at	TW gen bled	SI era in	int al c 1 th	erf all e l	fac I ac ICF	ce ddr R.	det	ect s or	ed IS	a se AR.	ever An	n-k in	oit a nterr	ddr upt	ress t is	s th sigr	at m nalle	nato ed v	hes vhe	s n
			8		R	/Wr cl	ite 1 ear	to		GC	CAD		Ge 0 = 1 =	ner No TV	al o g VS	Ca gene SI in	I A era ter	Adc al ca rfac	lre: all ce	ess ac re	De ddr cei	ete ess ive	cteo s re d a	d: cei gei	/ed	al ca	ıll	add	res	ss.					
			7		R	/Wri cl	ite 1 ear	to		IF	RF		IDI 0 = 1 =	BR = Th is = Th Ar	Re idl ie n ir	ecei IDE Ie. IDE nter	ve R R rup	Fu ha req ot i	ull: s n gis s s	not stei sig	t re r re nal	ecei ece llec	vec ivec I wh	la da nen	nev nev	v dat v da able	ta ita	byte byte in th	e o e fi ne l	r th rom ICR	e T n the t.	WS e T\	l int NSI	erfa bu	ace s.
			6		IDI 0 = 1 =	3R ⊧ Th ⊧ Th TV	Tra ie ie VS	ans dat TW SI b	mi a b SI JS.	it E byte int . Ai	mp e is erf	pty s s fac nte	/: still ce erru	be has	ing s fin is s	tra ish	nsn ed alle	nitteo trans ed w	d. sn	nittir en e	ng a nal	a di ble	ata d in	byte the	e or	n the R.	e								



Table 240: ISR Bit Definitions (Continued)

	_		Phy (ysi)x4	cal 03(Ac 0_1	ldre 698	ess 3							I	SR	_				_			s	ta	nda	rd 1	rw:	SI			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	1(0 9	8	7	6	5	4	3	2	1	0
							-			res	serv	vec	1		-			-						GCAD	10	ITE	ALD	SSD	IBB	UB	ACKNAK	RWM
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	\cc	es	s		Na	me										De	sc	rip	tior	١							
			5		R/	/Wr cl	ite 1 ear	to		A	LD		Arl Us 0 = 1 =	oitra ed (= Cle = Se	atio dur ear et w	n Lo ing i ed v rhen	oss I muli vhei the	Dete ti-m n ar s TV	ecte ast rbiti VSI	ed: er o ratio inte	pei on is erfa	atio w ce	on: on d lose	or ne es ai	ve	too atio	k pla n.	ace	•			
	4 R/Write 1 to clear SSD Slave Stop Detected: 0 = No Stop detected. 1 = Set when the TWSI interface detects a Stop while in slave or Slave-Transmit mode. 3 R IBB TWSI Bus Busy: 0 = TWSI bus is idle or the TWSI interface is using the bus (the two starts)														ve-r	ece	ive															
	3 R IBB TWSI Bus Busy: 0 = TWSI bus is idle or the TWSI interface is using the bus (that unit busy). 1 = Set when the Two-Wire Serial Interface bus is busy but the processor TWSI interface is not involved in the transaction.														t is,	3																
			2				R			L	JB		Un 0 = 1 =	it B = TV = Se the	usy VS et w e tii	/: inte /hen me k	erfac the petw	ce r pro	not oce n th	bus sso ie fii	y. r T\ rst \$	WS Sta	l int rt ai	erfa nd S	ce i top	s bu	sy.	This	s is	defi	ned	as
	1 R ACKN											ĸ	AC 0 = 1 = Th tra AC	K/N Th Th S b nsfe K/N	IAC ie 7 it is erre IAP	CK S WS WS use a use ad is K inf	Statu I inf I inf ed ir the orm	us: terfa terfa n SI las atic	ace ace ave st o on is	rec rec e-Tra ne. s rec	eiv eiv ans Thi ceiv	ed ed mit s bi /ed	or s or s mc it is	ent ent de t upd	an a N o d ate	ACK AK. eteri d aft	i on on tl mine er e	the he k e wl	bus bus. hen by	s. the te a	byt nd	e
			0				R			R	ΜW		Re 0 = 1 = Th ha	ad/ = Th = Th is is rdw	Wr e T e T th are	te M ™S WS R/ e R/	lode I int I int nW er a	e: terfa terfa bit Sto	ace ace of ti op s	is i is i he s tate	n m n m Iav	iasi iasi e a	ter-t ter-i ddr	rans ece ess.	smi ive It is	or S or S cle	Slav lave arec	e-R e-Tr l au	ece ans itom	ive mit atic	moo moo ally	de. de. by

10.5.4 Two-Wire Serial Interface Slave Address Register (ISAR)

The ISAR (see Table 241 on page 521) defines the TWSI interface's seven-bit slave address. In Slave-Receive mode, the processor responds when the seven-bit address matches the value in this register. The processor writes this register before it enables TWSI operations. The ISAR is fully programmable (no address is assigned to the TWSI interface) so it can be set to a value other than those of hard-wired TWSI slave peripherals in the system.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 241: ISAR Bit Definitions

10.5.5 Two-Wire Serial Interface Data Buffer Register (IDBR)

The processor use the TWSI Data Buffer register to transmit and receive data from the TWSI bus. The IDBR is accessed by the program I/O on one side and by the TWSI Shift register on the other. The IDBR receives data coming into the TWSI unit after a full byte is received and acknowledged. The processor core writes data going out of the TWSI interface to the IDBR and sends it to the serial bus.

When the TWSI interface is in transmit mode (master or slave), the processor writes data to the IDBR over the internal bus. The processor Write data to the IDBR when a master transaction is initiated or when the IDBR transmit-empty interrupt is signalled. Data moves from the IDBR to the Shift register when the transfer byte bit is set. The IDBR transmit-empty interrupt is signalled (if enabled) when a byte is transferred on the TWSI bus and the acknowledge cycle is complete. If the IDBR is not written by the processor, and a Stop condition is not in place before the TWSI bus is ready to transfer the next byte packet, the TWSI unit inserts wait states until the processor writes the IDBR and sets the transfer byte bit.

When the TWSI interface is in receive mode (master or slave), the processor reads IDBR data over the internal bus. The processor reads data from the IDBR when the IDBR receive-full interrupt is signalled. The data moves from the Shift register to the IDBR when the acknowledge cycle is complete. The TWSI interface inserts wait states until the IDBR is read. See Section 10.4.6 for more information on the acknowledge pulse in receive mode. After the software reads the IDBR, ICR[ACKNAK], and ICR[ACKNAK] are written by the software, allowing the next byte transfer to proceed to the TWSI bus.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



Table 242: IDBR Bit Definitions



10.5.6 Two-Wire Serial Interface Bus Monitor Register (IBMR)

The TWSI Bus Monitor register (IBMR) tracks the status of the SCL and SDA pins. The values of these pins are recorded in this read-only IBMR, so software can determine when the TWSI bus is hung and the TWSI unit must be reset.

This a read-only register. Ignore reads from reserved bits.



Table 243: IBMR Bit Definitions

THIS PAGE INTENTIONALLY LEFT BLANK



MOVING FORWARD FASTER®

Marvell Semiconductor, Inc.

700 First Avenue Sunnyvale, CA 94089, USA

Tel: 1.408.222.2500 Fax: 1.408.752.9028 www.marvell.com

Worldwide Corporate Offices

Marvell Semiconductor, Inc. 700 First Avenue Sunnyvale, CA 94089, USA Tel: 1.408.222.2500 Fax: 1.408.752.9028

Marvell Semiconductor, Inc. 5400 Bayfront Plaza Santa Clara, CA 95054, USA Tel: 1.408.222.2500

Marvell Asia Pte, Ltd. 151 Lorong Chuan, #02-05 New Tech Park, Singapore 556741 Tel: 65.6756.1600 Fax: 65.6756.7600

Marvell Japan K.K. Shinjuku Center Bldg. 44F 1-25-1, Nishi-Shinjuku, Shinjuku-ku Tokyo 163-0644, Japan Tel: 81.(0).3.5324.0355 Fax: 81.(0).3.5324.0354

Marvell Semiconductor Israel, Ltd. 6 Hamada Street Mordot HaCarmel Industrial Park Yokneam 20692, Israel Tel: 972.(0).4.909.1500 Fax: 972.(0).4.909.1501

Marvell Semiconductor Korea, Ltd. Rm. 603, Trade Center 159-2 Samsung-Dong, Kangnam-Ku Seoul 135-731, Korea Tel: 82.(0).2.551-6070/6079 Fax: 82.(0).2.551.6080

 Radlan Computer Communications, Ltd.

 Atidim Technological Park, Bldg. #4

 Tel Aviv 61131, Israel

 Tel: 972.(0).3.645.8555

 Fax: 972.(0).3.645.8544

Worldwide Sales Offices

Western US Marvell

Too First Avenue Sunnyvale, CA 94089, USA Tel: 1.408.222.2500 Fax: 1.408.752.9028 Sales Fax: 1.408.752.9029

Marvell 5400 Bayfront Plaza Santa Clara, CA 95054, USA Tel: 1.408.222.2500

Central US Marvell

9600 North MoPac Drive, Suite #215 Austin, TX 78759, USA Tel: 1.512.343.0593 Fax: 1.512.340.9970

Eastern US/Canada

Marvell Parlee Office Park 1 Meeting House Road, Suite 1 Chelmsford, MA 01824, USA Tel: 1.978.250.0588 Fax: 1.978.250.0589

Europe Marvell

5 Marchmont Gate Boundary Way Hemel Hempstead Hertfordshire, HP2 7BF United Kingdom Tel: 44.(0).1442.211568 Fax: 44.(0).1442.211543

<mark>israel</mark> Marvell

6 Hamada Street Mordot HaCarmel Industrial Park Yokneam 20692, Israel Tel: 972.(0).4.909.1500 Fax: 972.(0).4.909.1501

China Marvell

5J1, 1800 Zhongshan West Road Shanghai, PRC 200233 Tel: 86.21.6440.1350 Fax: 86.21.6440.0799

Marvell

Rm. 1102/1103, Jintian Fudi Mansion #9 An Ning Zhuang West Rd. Qing He, Haidian District Beijing, PRC 100085 Tel: 86.10.8274.3831 Fax: 86.10.8274.3830

<mark>Japan</mark> Marvell

Shinjuku Center Bldg. 44F 1-25-1, Nishi-Shinjuku, Shinjuku-ku Tokyo 163-0644, Japan Tel: 81.(0).3.5324.0355 Fax: 81.(0).3.5324.0354

Taiwan

Marvell 2FI., No.1, Alley 20, Lane 407, Sec. 2 Ti-Ding BVd., Nei Hu District Taipei, Taiwan, 114, R.O.C Tel: 886.(0).2.8177.7071 Fax: 886.(0).2.8752.5707

Korea Marvell

Rm. 603, Trade Center 159-2 Samsung-Dong, Kangnam-Ku Secul 135-731, Korea Tel: 82.(0).2.551-6070/6079 Fax: 82.(0).2.551.6080

For more information, visit our website at: www.marvell.com