

MARVEL

# Marvell<sup>®</sup> PXA3xx (88AP3xx) Processor Family

# Vol. II: Memory Controller Configuration Developers Manual

PXA30x Processor (88AP300, 88AP301, 88AP302, 88AP303) PXA31x Processor (88AP310, 88AP311, 88AP312) PXA320 Processor (88AP320, 88AP322)

Doc. No. MV-S301374-02, Revision 2.0 Version -

April 6, 2009 Released



#### **Document Conventions** Note: Provides related information or information of special importance. Caution: Indicates potential damage to hardware or software, or loss of data. h Warning: Indicates a risk of personal injury. **Document Status** Draft For internal use. This document has not passed a complete technical review cycle and ECN signoff process. Preliminary This document contains design specifications for a product in its initial stage of design and development. Tapeout A revision of this document or supplementary information may be published at a later date. (Advance) Marvell may make changes to these specifications at any time without notice. Contact Marvell Field Application Engineers for more information. This document contains preliminary specifications. Preliminary Information A revision of this document or supplementary information may be published at a later date. Marvell may make changes to these specifications at any time without notice. . Contact Marvell Field Application Engineers for more information. Complete This document contains specifications for a product in its final gualification stages. Information Marvell may make changes to these specifications at any time without notice. Contact Marvell Field Application Engineers for more information. Milestone Indicator: X . Y Z Draft = 0.xxWork in Progress Indicator Advance = 1.xx Zero means document is released. Preliminary = 2.xx Various Revisions Indicator Doc Status: Preliminary Technical Publication: 2.00

#### For more information, visit our website at: www.marvell.com

#### Disclaimer

- No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document. Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use Marvell products in these types of equipment or applications.
- With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:
- 1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;
- 2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are controlled for national security reasons by the EAR; and,

3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons by the EAR, or is subject to controls under the U.S. Munitions List ("USML").

At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any such information.

Copyright © 2009. Marvell International Ltd. All rights reserved. Marvell, the Marvell logo, Moving Forward Faster, Alaska, Fastwriter, Datacom Systems on Silicon, Libertas, Link Street, NetGX, PHYAdvantage, Prestera, Raising The Technology Bar, The Technology Within, Virtual Cable Tester, and Yukon are registered trademarks of Marvell. Ants, AnyVoltage, Discovery, DSP Switcher, Feroceon, GalNet, GalTis, Horizon, Marvell Makes It All Possible, RADLAN, UniMAC, and VCT are trademarks of Marvell. Intel XScale® is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries. All other trademarks are the property of their respective owners.

# Contents

1	Dynamic Memory Controller	13
1.1	External Memory Pin Interface (EMPI) 1.1.1 Dynamic Memory Controller (DMC)	
1.2	Data Flash Interface (DFI)         1.2.1       NAND Flash Controller (NFC)         1.2.2       Static Memory Controller (SMC)	.13
1.3	Overview	
1.4	Features	.14
1.5	Signal Descriptions 1.5.1 Dynamic Memory Controller Signals	
1.6	Operation         1.6.1       Dynamic (SDRAM) Controller Functions         1.6.1.1       SDRAM Refreshes         1.6.1.2       Phase Detector Operation         1.6.1.3       Delay Line Calibration Operation         1.6.1.4       Resistive Compensation (RCOMP)         1.6.1.5       Auto Powerdown Mode (APD)         1.6.2       SDRAM Memory Size Options         1.6.2.1       SDRAM Burst Length, Burst Type, and Strength Settings         1.6.2.2       Dynamic Memory Controller Memory Map	.16 .16 .16 .17 .17 .17 .18 .19
	<ul><li>1.6.2.3 Illegal Accesses and Nonexistent Memory</li><li>1.6.3 SDRAM Command Overview</li></ul>	.19
1.7	DDR Overview         1.7.1       DDR Reads	.21 .22
1.8	Power Mode, Reset and Frequency Changes         1.8.1       SDRAM Reset/Power-Up Procedure         1.8.2       GPIO Reset Procedure         1.8.3       Power Mode: S0/D1/C2, S0/D2/C2 Entry         1.8.4       Power Mode: S0/D1/C2, S0/D2/C2 Exit         1.8.5       Power Mode: S0/D0CS/C0         1.8.5.1       Exiting S0/D0CS/C0         1.8.5.2       Entering S0/D0CS/C0	.23 .25 .27 .27 .28 .28



1.9	Registe	r Descriptions	
	1.9.1	Register Summary	
	1.9.2	SDRAM Configuration Register (MDCNFG)	
	1.9.3	SDRAM Refresh Control Register (MDREFR)	
		1.9.3.1 SDRAM Mode Register Set Configuration Register (MDMRS)	33
	1.9.4	DDR Hardware Calibration Register (DDR_HCAL)	
	1.9.5	DDR Write Strobe Calibration Register (DDR_WCAL)	
	1.9.6	Dynamic Memory Controller Interrupt Enable Register (DMCIER)	
	1.9.7	Dynamic Memory Controller Interrupt Status Register (DMCISR)	
	1.9.8	Delay Line Status Register (DDR_DLS)	
		1.9.8.1 External Memory Pin Interface Control Register (EMPI)	
		1.9.8.2 Rcomp Control Register (RCOMP)	
	1.9.9	Programmable Buffer Strength and Slew Registers	
	1.9.10	PAD_MA Strength and Slew Settings Register (PAD_MA)	
	1.9.11	PAD_MDMSB Strength and Slew Settings Register (PAD_MDMSB) (PXA32x processor only)	
	1.9.12	PAD_MDLSB Strength and Slew Settings Register (PAD_MDLSB)	
	1.9.13	PAD_SDRAM Strength and Slew Settings Register (PAD_SDRAM)	
	1.9.14	PAD_SDCLK Strength and Slew Settings Register (PAD_SDCLK)	
	1.9.15	PAD_SDCS Strength and Slew Settings Register (PAD_SDCS)	46
2	Static	Memory Controller	49
2.1	Externa	I Memory Pin Interface (EMPI)	49
	2.1.1	Dynamic Memory Controller (DMC)	
2.2	Data Fla	ash Interface (DFI)	49
	2.2.1	NAND Flash Controller (NFC)	49
	2.2.2	Static Memory Controller (SMC)	49
2.3	Overvie	W	49
	2.3.1	PXA3xx Processor Differences	50
2.4	Feature	S	50
	2.4.1	AA/D Memories	50
	2.4.2	Non-AA/D Memories	50
2.5	Signal [	Descriptions	51

2.6	Operati	on	53
	2.6.1	Transfer Processing Order	53
		2.6.1.1 Frequency Change	53
	2.6.2	Reset	
	2.6.3	Memory Map	54
	2.6.4	Memory Interface Options	55
		2.6.4.1 Restrictions on Chip-Select Use	55
		2.6.4.2 DFI Transceiver Control	55
	2.6.5	Types and Sizes of Memory Accesses	55
	2.6.6	Byte Enables and Byte Address	55
		2.6.6.1 Aborts and Nonexistent Memory	56
	2.6.7	Addressing Operations	56
		2.6.7.1 Address Options	57
	2.6.8	Programming Static Memory Control Registers	59
		2.6.8.1 SMC Configuration	59
	2.6.9	SRAM Controller	60
	2.6.10	DFI Asynchronous Flash Controller	60
	2.6.11	DFI VLIO Controller	60
	2.6.12	Synchronous Controller	60
	2.6.13	PC Card/Compact Flash Controller (PXA32x Only)	61
		2.6.13.1 PC Card/Compact Flash Interface Overview	61
	2.6.14	Timing Equations	64
2.7	Registe	r Descriptions	
	2.7.1	Register Summary	
	2.7.2	Static Memory Control Registers (MSC0/1)	
		2.7.2.1 Static Memory Control Register 0 (MSC0)	
		2.7.2.2 Static Memory Control Register 1 (MSC1)	
	2.7.3	Address Configuration Registers (CSADRCFGx)	
		2.7.3.1 Address Configuration Register 0 (CSADRCFG0)	
		2.7.3.2 Address Configuration Register 1 (CSADRCFG1)	
		2.7.3.3 Address Configuration Register 2 (CSADRCFG2)	
		2.7.3.4 Address Configuration Register 3 (CSADRCFG3)	
		2.7.3.5 Address Configuration Register P (CSADRCFG_P)	
	2.7.4	Chip Select Configuration Register (CSMSADRCFG)	
	2.7.5	Clock Configuration Register (MEMCLKCFG)	
	2.7.6	Synchronous Static Memory Control Register (SXCNFG)	
	2.7.7	Card Interface Registers (PXA32x processor only)	
		2.7.7.1 Expansion Memory Timing Configuration Register (MCMEM0)	
		2.7.7.2 Expansion Memory Timing Configuration Register (MCATT0)	
		2.7.7.3 Expansion Memory Timing Configuration Register (MCIO0)	
		2.7.7.4 Expansion Memory Configuration Register (MECR)	81
3	NAND	Flash Controller	83
3.1	Externa	I Memory Pin Interface (EMPI)	83
	3.1.1	Dynamic Memory Controller (DMC)	
3.2	Data Fla	ash Interface (DFI)	83
	3.2.1	NAND Flash Controller (NFC)	
	3.2.2	Static Memory Controller (SMC)	
3.3	Overvie	W	83
0.0	3.3.1	PXA3xx Processor Differences	
3.4		S	-
-			
3.5	Signal L	Descriptions	ŏ4



3.6	NAND 3.6.1	Flash Interface DFI Bus Arbitration			
3.7	Operati	on	85		
	3.7.1	DMA and Non-DMA Operating Modes			
		3.7.1.1 DMA Operating Mode			
		3.7.1.2 Non-DMA Operating Mode			
	3.7.2	Low-Power Mode Operation			
	3.7.3	Error Checking and Correction (ECC)			
	3.7.4	Hamming Code for ECC			
	3.7.5 3.7.6	Bad Block Management Support Command Execution When Bad Blocks are Detected			
	3.7.0	3.7.6.1 Flash Memory Data Width when Two Flash Devices Connect to the Same Chip			
		3.7.6.2 Data Area Available Under NDCR[PAGE_SZ] Settings			
		3.7.6.3 Sequential Row Read (SRR) Functionality			
2.0	Desiste				
3.8	3.8.1	er Descriptions Register Summary			
	3.8.2	NAND Control Register (NDCR)			
	3.8.3	NAND Interface Timing Parameter 0 Register (NDTR0CS0)			
	3.8.4	NAND Interface Timing Parameter 1 Register (NDTR1CS0)			
	3.8.5	NAND Controller Status Register (NDSR)			
	3.8.6	NAND Controller Page Count Register (NDPCR)			
	3.8.7	NAND Controller Bad Block Registers (NDBBRx)			
	3.8.8	3.8.8 NAND Read Enable Return Delay Register (NDREDEL) (PXA30x and PXA31x Processors Only) 114			
	3.8.9	NAND Controller Data Buffer (NDDB)			
	3.8.10	NAND Controller Command Buffers (NDCBx)			
		3.8.10.1 NAND Controller Command Buffer 0 (NDCB0)			
		3.8.10.2 NAND Controller Command Buffer 1 (NDCB1)			
		3.8.10.3 NAND Controller Command Buffer 2 (NDCB2)	120		
4	Interna	al Memory	121		
4.1	Overvie	?W			
	4.1.1	PXA3xx Processor Differences	121		
4.2	Feature	9S	121		
4.3	Signal I	Descriptions	122		
4.4	Operati	on			
	4.4.1	SRAM Bank and Arrays			
	4.4.2	Internal Memory Controller (IMC) Operation			
	4.4.3	MIMC Operation			
	4.4.4	Power Management			
		4.4.4.1 Power Management of IMC and MIMC Modules			
		4.4.4.2 SRAM Array Power Modes			
		4.4.4.3 IMC Power Management of SRAM Arrays			
		4.4.4.4 MIMC Power Management of SRAM Arrays	124		
4.5	Registe	r Descriptions	128		
	4.5.1	Register Summary			
	4.5.2	IM Power Management Control Register (IMPMCR)	129		
5	MultiN	lediaCard/SD/SDIO Controller	131		
5.1		9S			
5.2	Signals132				

5.3	Operati	on	132
	5.3.1	MMC/SD/SDIO Mode	136
	5.3.2	MMC/SD/SDIO Data Transfer Modes	136
		5.3.2.1 Single-Block Data Transfers	
		5.3.2.2 Multiple-Block Data Transfers	
		5.3.2.3 Stream Data Transfers (MMC Only)	
		5.3.2.4 SPI Mode	
	5.3.3	MMC Mode	-
5.4		O Mode	
	5.4.1	New I/O Read/Write Commands	
	5.4.2	SD Switch Function	
	5.4.3	SDIO Data Transfer Aborts	
	5.4.4 5.4.5	SDIO Interrupts	
	5.4.5 5.4.6	SDIO Suspend/Resume SDIO Read Wait	
	5.4.7	SDIO Read Wait	
	5.4.8	SDIO Suspend/Resume	
	5.4.9	SDIO Read Wait	
5.5	MMC/S	D/SDIO Controller Functional Description	
0.0	5.5.1	Reset	
	5.5.2	Card Initialization Sequence	
	5.5.3	Response and Data Error Detection	
	5.5.4	Interrupts	
	5.5.5	Clock Control	143
	5.5.6	Data FIFOs	144
		5.5.6.1 Response Data FIFO (MMC_RES)	
		5.5.6.2 Receive Data FIFO (MMC_RXFIFO)	
		5.5.6.3 Transmit Data FIFO (MMC_TXFIFO)	
	5.5.7	DMA and Program I/O	
5.6	MMC/S	D/SDIO Card Communication Protocol	
	5.6.1	Start and Stop Clock	
	5.6.2	Enabling SPI Mode	
	5.6.3	MMC Card Stream Data Write (MMC Only)	
	5.6.4	MMC Card Stream Data Read (MMC Only)	
	5.6.5	Basic, No Data, Command and Response Sequence	
	5.6.6 5.6.7	Card Data Transfer Card Block Data Write	
	5.6.8	Card Block Data White	-
	5.6.9	Card SPI Functionality	
	5.6.10	SDIO Card Communication Protocol	
	5.6.11	Basic, No Data, Command-Response Sequence	
	5.6.12	Data Transfer	
		5.6.12.1 Block Data Write	
		5.6.12.2 Block Data Read	
		5.6.12.3 Stop Data Transmission Command (CMD12) or IO ABORT (CMD52)	152
	5.6.13	Overlapping a Command with a Data Transfer	
	5.6.14	Busy Sequence	153



5.7	MMC/S	D/SCIO Controller Registers	153
	5.7.1	MMC Clock Start/Stop Register (MMC_STRPCL)	
	5.7.2	MMC Status Register (MMC_STAT).	
	5.7.3	MMC Clock Rate Register (MMC_CLKRT)	
	5.7.4	MMC SPI Mode Register (MMC_SPI)	159
	5.7.5	MMC Command Data Register (MMC_CMDAT)	160
	5.7.6	MMC Response Timeout Register (MMC_RESTO)	163
	5.7.7	MMC Read Timeout Register (MMC_RDTO)	163
	5.7.8	MMC Block Length Register (MMC_BLKLEN)	164
	5.7.9	MMC Number of Blocks Register (MMC_NUMBLK)	164
	5.7.10	MMC Partial Buffer Register (MMC_PRTBUF)	165
	5.7.11	MMC Interrupt Mask Register (MMC_I_MASK)	
	5.7.12	MMC Interrupt Request Register (MMC_I_REG)	167
	5.7.13	MMC Command Register (MMC_CMD)	170
	5.7.14	MMC Argument High Register (MMC_ARGH)	170
	5.7.15	MMC Argument Low Register (MMC_ARGL)	171
	5.7.16	MMC RESPONSE FIFO (MMC_RES)	171
	5.7.17	MMC RECEIVE FIFO (MMC_RXFIFO)	171
	5.7.18	MMC TRANSMIT FIFO (MMC_TXFIFO)	
	5.7.19	MMC READ WAIT Register (MMC_RDWAIT)	173
	5.7.20	MMC Blocks Remaining Register (MMC_BLKS_REM)	173

# Figures

Figure 1:	16-bit External to Internal Address Mapping (Example)	18
Figure 2:	32-bit External to Internal Address Mapping (Example)	18
Figure 3:	DDR DRAM Read Cycle: SDRAM Drives DQS- Controller Delays DQS to DQS' (internal)	22
Figure 4:	Zoom-In of Delayed Strobe DQS' (internal) on DDR Reads	22
Figure 5:	DDR Write Cycle—Controller Drives and Delays DQS	22
Figure 6:	Data-Valid Window	23
Figure 7:	Most Useful Address Multiplexing Option	57
Figure 8:	Error Detection Process	92
Figure 9:	Organization and Memory Mapping of SRAM Arrays (PXA30x and PXA31x Processors)	122
Figure 10:	Organization and Memory Mapping of SRAM Arrays (PXA32x Processor)	123
Figure 11:	Power Mode Changes Initiated by Internal Memory Controller	125
Figure 12:	Power Mode Changes Initiated by Mini-Internal Memory Controller	
Figure 13:	MMC/SD/SDIO Mode Operation Without Data Transfer	134
Figure 14:	MMC/SD/SDIO Mode Operation With Data Transfer	
Figure 15:	SPI Mode Operation Without Data Transfer	134
Figure 16:	SPI Mode Read Operation	135
Figure 17:	SPI Mode Write Operation	135



# **Tables**

Table 2:Dynamic Memory Controller PinsTable 2:RCOMP Strength/Slew Control GroupsTable 3:Processor Internal to External Addressing OptionsTable 4:Dynamic Memory Controller Address MapTable 5:SDRAM Command EncodingTable 6:Dynamic Memory Controller Register SummaryTable 7:MDCNFG Bit DefinitionsTable 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.17 .19 .20 .20 .30 .32 .34 .35 .37 .38
Table 3:Processor Internal to External Addressing OptionsTable 4:Dynamic Memory Controller Address MapTable 5:SDRAM Command EncodingTable 6:Dynamic Memory Controller Register SummaryTable 7:MDCNFG Bit DefinitionsTable 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.19 .20 .29 .30 .32 .34 .35 .37 .38
Table 4:Dynamic Memory Controller Address MapTable 5:SDRAM Command EncodingTable 6:Dynamic Memory Controller Register SummaryTable 7:MDCNFG Bit DefinitionsTable 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.19 .20 .29 .30 .32 .34 .35 .37 .38
Table 5:SDRAM Command EncodingTable 6:Dynamic Memory Controller Register Summary.Table 7:MDCNFG Bit DefinitionsTable 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.20 .29 .30 .32 .34 .35 .37 .38
Table 6:Dynamic Memory Controller Register Summary.Table 7:MDCNFG Bit DefinitionsTable 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.29 .30 .32 .34 .35 .37 .38
Table 7:MDCNFG Bit DefinitionsTable 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.30 .32 .34 .35 .37 .38
Table 8:MDREFR Bit DefinitionsTable 9:MDMRS Bit DefinitionsTable 10:DDR_HCAL Bit DefinitionsTable 11:DDR_WCAL Bit DefinitionsTable 12:DMCIER Bit DefinitionsTable 13:DMCISR Bit Definitions	.32 .34 .35 .37 .38
Table 9:       MDMRS Bit Definitions         Table 10:       DDR_HCAL Bit Definitions         Table 11:       DDR_WCAL Bit Definitions         Table 12:       DMCIER Bit Definitions         Table 13:       DMCISR Bit Definitions	.34 .35 .37 .38
Table 10:       DDR_HCAL Bit Definitions         Table 11:       DDR_WCAL Bit Definitions         Table 12:       DMCIER Bit Definitions         Table 13:       DMCISR Bit Definitions	.35 .37 .38
Table 11:       DDR_WCAL Bit Definitions         Table 12:       DMCIER Bit Definitions         Table 13:       DMCISR Bit Definitions	.37 .38
Table 12:       DMCIER Bit Definitions         Table 13:       DMCISR Bit Definitions	.38
Table 13: DMCISR Bit Definitions	
	.38
Table 14: DDR_DLS Bit Definitions	
	.40
Table 15: EMPI Bit Definitions	.40
Table 16: RCOMP Bit Definitions	.42
Table 17: PAD_MA Bit Definitions	.43
Table 18: PAD_MDLSB Bit Definitions	.44
Table 19: PAD_SDRAM Bit Definitions	.45
Table 20: PAD_SDCLK Bit Definitions	.46
Table 21: PAD_SDCS Bit Definitions	.47
Table 22: PXA3xx Processors Feature Differences	.50
Table 23:         Static Memory Controller External Signal Descriptions	.51
Table 24:         Static Memory Controller Address Map	.54
Table 25:       16-Bit Byte Address Bit Based on nBE<1:0>	.56
Table 26: Latched Address Signals	.58
Table 27: PC Card/Compact Flash Memory Map	.61
Table 28:         Possible Common Memory Space Write Commands	.63
Table 29:         Possible Common Memory Space Read Commands	.63
Table 30:         Possible Attribute Memory Space Write Commands	.63
Table 31:         Possible Attribute Memory Space Read Commands	.63
Table 32:       Possible 16-Bit I/O Space Write Commands (nIOIS16 = 0)	.63
Table 33:       Possible 16-Bit I/O Space Read Commands (nIOIS16 = 0)	.63
Table 34:       Possible 8-Bit I/O Space Write Commands (nIOIS16 = 1)	
Table 35:       Possible 8-Bit I/O Space Read Commands (nIOIS16 = 1)	64
Table 36:         Memory Configuration Control Register Summary	
Table 37: MSC0/1 Bit Definitions	.66
Table 38: CSADRCFGx Bit Definitions	.68

Copyright © 2009 Marvell

Table 39:	CSMSADRCFG Bit Definitions	71
Table 40:	MEMCLKCFG Bit Definitions	72
Table 41:	SXCNFG Bit Definitions	73
Table 42:	MC <space>0 Bit Definitions</space>	79
Table 43:	Card Interface Command Assertion Codes	79
Table 44:	MECR Bit Definitions	81
Table 45:	PXA3xx Processors Feature Differences	84
Table 46:	NAND Flash Controller Signal Descriptions	85
Table 47:	Command Format	87
Table 48:	Spare Area Usage	91
Table 49:	Even Data Stream	91
Table 50:	Odd Data Stream	92
Table 51:	Possible Flash Interfaces for Various Data Bus Width Combinations	93
Table 52:	Data Area Available to Programmer When NDCR[PAGE_SZ] = 01	93
Table 53:	Data Area Available to Programmer When NDCR[PAGE_SZ] = 00	93
Table 54:	SRR Availability for Settings of PAGE_SZ, SPARE_EN, and ECC_EN	94
Table 55:	NAND Flash Controller Register Summary	95
Table 56:	NDCR Bit Definitions	96
Table 57:	NDTR0CS0 Bit Definitions	104
Table 58:	NDTR1CS0 Bit Definitions	
Table 59:	NDSR Bit Definitions	107
Table 60:	NDPCR Bit Definitions	113
Table 61:	NDBBRx Bit Definitions	114
Table 62:	NDREDEL Bit Definitions	114
Table 63:	NDREDEL Mapping of Register Value to Typical Delay	115
Table 64:	NDDB Bit Definitions	
Table 65:	NDCB0 Bit Definitions	117
Table 66:	NDCB1 Bit Definitions	120
Table 67:	NDCB2 Bit Definitions	120
Table 68:	PXA3xx Processors Feature Differences	121
Table 69:	Internal Memory and Memory Array Power Modes	126
Table 70:	Internal Memory Responses during Various Processor and SRAM Power Modes	
Table 71:	Register Internal Memory Address Map	
Table 72:	IMPMCR Bit Definitions	
Table 73:	Multimedia Card and Secure Digital I/O Signal Summary	
Table 74:	Command Format	
Table 75:	MMC/SD/SDIO Data Token Format	
Table 76:	MMC/SD/SDIO Data Transfer Types	
Table 77:	Response and Data Errors	
Table 78:	MMC/SD/SDIO Controller-Generated Interrupts	
Table 79:	MMC/SD/SDIO Controller Register Summary for MMC1	
Table 80:	MMC/SD/SDIO Controller Register Summary for MMC2	
Table 81:	MMC/SD/SDIO Controller Register Summary for MMC3 (For PXA31x Only)	
Table 82:	MMC_STRPCL Bit Definitions	



Table 83:	MMC_STAT Bit Definitions	157
Table 84:	MMC_CLKRT Bit Definitions	
Table 85:	MMC_SPI Bit Definitions	160
Table 86:	MMC_CMDAT Bit Definitions	161
Table 87:	CMD_DAT_CONT RES_TYPE Bit Field Encoding	162
Table 88:	MMC_RESTO Bit Definitions	163
Table 89:	MMC_RDTO Bit Definitions	164
Table 90:	MMC_BLKLEN Bit Definitions	164
Table 91:	MMC_NUMBLK Bit Definitions	165
Table 92:	MMC_PRTBUF Bit Definitions	165
Table 93:	MMC_I_MASK Bit Definitions	166
Table 94:	MMC_I_REG Bit Definitions	168
Table 95:	MMC_CMD Bit Definitions	170
Table 96:	MMC_ARGH Bit Definitions	170
Table 97:	MMC_ARGL Bit Definitions	171
Table 98:	MMC_RES Bit Definitions	171
Table 99:	MMC_RXFIFO Bit Definitions	172
Table 100:	MMC_TXFIFO Bit Definitions	172
Table 101:	MMC_RDWAIT Bit Definitions	173
Table 102:	MMC_BLKS_REM Bit Definitions	174

# **1** Dynamic Memory Controller

The PXA32x, PXA31x and PXA30x processors (referred to as "the processor" through this chapter) are composed of three separate external memory controllers on two separate external interfaces, which are described in three separate chapters.

# 1.1 External Memory Pin Interface (EMPI)

The EMPI is a 32-bit high-speed memory interface on the PXA32x processor, and a 16-bit highspeed memory interface on the PXA30x and PXA31x processors, and is used by the Dynamic Memory Controller. The EMPI has all data and control signals required to interface to Double Data Rate (DDR) SDRAM.

### 1.1.1 Dynamic Memory Controller (DMC)

The Dynamic Memory Controller (DMC) supports JEDEC-compliant Low-Power Double Data Rate (DDR) SDRAM.

# 1.2 Data Flash Interface (DFI)

The DFI is shared between the NAND Flash Controller (NFC) and the Static Memory Controller (SMC). It is a 16-bit interface with multiplexed address and data signals on the DF\_IO<15:0> pins. Two sets of control signals are shared between the NFC and SMC.

- Address Latch Enable (ALE) and Write Enable (nWE) on the DF\_ALE\_nWE pin.
- Command Latch Enable (CLE) and Output Enable (nOE) on the DF\_CLE\_nOE pin

The NFC also has two additional control signals (Read Enable (nRE) and Write Enable (nWE)) that are not shared with the SMC. The NFC and SMC also have separate chip selects independent of each other.

### 1.2.1 NAND Flash Controller (NFC)

The NAND Flash Controller (NFC) supports large and small block, 8-bit, and 16-bit NAND flash devices. Refer to the NAND Flash Controller chapter in this volume for more details on the NFC.

### 1.2.2 Static Memory Controller (SMC)

The Static Memory Controller (SMC) maintains multiple static-memory types, such as synchronous and asynchronous flash devices, SRAM, SRAM-like variable-latency IO devices (VLIO) and compact Flash (PXA32x processor only). Refer to the Static Memory Controller chapter in this volume for more information on the SMC.

### 1.3 Overview

The DMC handles transfers to low-power (LP) double-data-rate (DDR) SDRAM. The DMC can be connected to stacked memory devices on a processor multi-chip module (MCM), package-on-package (POP), or to external memory devices off of the chip.





Note

To minimize signal integrity issues, all devices connected to the EMPI bus must be either all stacked devices (MCP or POP) or all external devices. Connecting additional external devices to an MCP or POP device is not supported.

### **1.3.1 PXA3xx Processor Differences**

Table 1 shows the Dynamic Memory Controller differences among the PXA32x, PXA31x, and PXA30x processors.

Table 1: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
Maximum Bus Width	16-bits	16-bits	32-bits
SDRAM Clock frequency in S0/D0CS/C0	15 MHz	15 MHz or 30 MHz <sup>1</sup>	15 MHz or 30 MHz <sup>1</sup>
Chip Select address space	512 Mbyte	512 Mbyte	1 Gbyte

1. The SDRAM clock frequency is selected using the DDR\_D0CS bit in the Application Subsystem Clock Control Register (ACCR).

### 1.4 Features

The DMC provides the following features:

- Supports most x16 and x32 (PXA32x processor only) SDRAM chips.
- Interfaces with two chip-selects of SDRAM. Each chip-select can address up to 1 GByte of memory.
- Supports only JEDEC-compliant low-power DDR SDRAMs.
- Places the SDRAMs into self-refresh mode before entering low-power modes such as sleep or standby.
- Powerdown mode automatically places the SDRAMs in a low-power state when not being used.
- Supports SDRAM clock rates up to 156 MHz.
- Provides a robust DDR strobe-calibration scheme that allows for hardware calibration and programming.
- Supports Dynamic Resistive Compensation (RCOMP) circuits that change output drive strength and slew rate.
- Bus is always driven to avoid the need for external pullup/pulldown resistors. On the bidirectional pins, weak drivers can be used to retain the last state of the pin.
- Separate clock for refresh and RCOMP allows these two events to be independent of SDRAM clock frequency.

### 1.5 Signal Descriptions

This section describes the signals used by the DMC (see Table 2, "Dynamic Memory Controller Pins").

# 1.5.1 Dynamic Memory Controller Signals

Table 2:	Dynamic Memory	v Controller Pins
		,

Signal Name	Direction	Reset/Sleep Value	Description
MD<31:16> (PXA32x Only)	BiDir	WPD <sup>1</sup>	Bidirectional data
MD<15:0>	BiDir	WPD <sup>1</sup>	Bidirectional data
MA<15:11,9:0>	Out	0	Output address
SDMA10	Out	1	Address bit 10 for SDRAM
DQM<3:2> (PXA32x Only)	Out	1	Data byte mask control for SDRAM memory. DQM2 corresponds to MD<23:16> DQM3 corresponds to MD<31:24> 0 = Do not mask out corresponding byte 1 = Mask out corresponding byte
DQM<1:0>	Out	1	Data byte mask control for SDRAM memory. DQM0 corresponds to MD<7:0> DQM1 corresponds to MD<15:8> 0 = Do not mask out corresponding byte 1 = Mask out corresponding byte
DQS<3:2> (PXA32x Only)	BiDir	WPD <sup>1</sup>	<ul> <li>DDR Strobe for DDR SDRAM.</li> <li>On Reads from SDRAM, used by controller to latch data on both rising and falling edges.</li> <li>On Writes to SDRAM, used by DDR SDRAM to latch data on both rising and falling edges.</li> </ul>
DQS<1:0>	BiDir	WPD <sup>1</sup>	<ul> <li>DDR Strobe for DDR SDRAM.</li> <li>On Reads from SDRAM, used by controller to latch data.</li> <li>On Writes to SDRAM, used by DDR SDRAM to latch data on both rising and falling edges.</li> </ul>
SDCLK<1:0>	Out	[1,0]	<ul> <li>Differential Output Clock for DDR.</li> <li>SDCLK0 0 degree phase clock for DDR</li> <li>SDCLK1 180 degree phase clock for DDR</li> </ul>
nSDCS<1:0>	Out	1	Chip selects <ul> <li>nSDCS[0] - Dynamic Chip Select One</li> <li>nSDCS[1] - Dynamic Chip Select Two</li> </ul>
SDCKE	Out	0	Output clock enable <b>NOTE:</b> SDCKE is used for all DMC chip selects.
nSDRAS	Out	1	Row address strobe
nSDCAS	Out	1	Column address strobe
nSDWE	Out	1	Write enable
RCOMP_DDR	Out	Analog	Resistive compensation circuitry
NOTE: 1. WPD - weak pu	ulldown resistor.		



# 1.6 Operation

This section details the functions of the DMC, phase detector, calibration circuit and resistive compensation.

### 1.6.1 Dynamic (SDRAM) Controller Functions

The DMC handles all DDR SDRAM memory transactions. The SDRAM interface supports 16-bit and 32-bit wide chip selects (partitions) of SDRAM. Each partition is allocated 512 Mbyte (PXA30x and PXA31x) or 1 Gbyte (PXA32x only) of the internal memory map selected by the Section 1.9.2, SDRAM Configuration Register (MDCNFG). However, the physical size of each partition depends on the particular SDRAM type and configuration used, and the MDCNFG[DRAC] and MDCNFG[DCAC] bits. The two SDRAM partitions must have the same timing parameter (tRAS, tRP, tRCD, tRC), the same width (16 bit), and the same frequency.



#### Note

The density for each partition can be a different size.

#### 1.6.1.1 SDRAM Refreshes

The DMC performs auto-refresh (CBR) during normal operation and supports self-refreshing SDRAM during low-power modes in which the dynamic controller clocks and power are shut off. An SDRAM Auto-powerdown mode is used to turn off SDCLK to the DRAM when the DRAM is not being accessed. The SDRAM Refresh Control Register (MDREFR) sets the interval that the DMC sends refresh commands to the DDR SDRAM. After reset (hardware or GPIO), the MDREFR register must be written with the correct refresh interval that meets the DDR SDRAM requirements specified in the device datasheet. Hardware automatically distributes the auto-refresh commands. Consult the DDR SDRAM datasheet for the correct values for MDREFR[DRI].

#### 1.6.1.2 Phase Detector Operation

The phase detector is used to for hardware calibrations of the delay line data strobes (DQSx). The Out of Range interrupt (DMCIER[EORF]) must be enabled to interrupt the processor when the phase detector value is found to be out of range. The phase detector compares the new value with the old value residing in DMCISR[ORV] field. If the new value is found to be out of the range specified by the DDR\_HCAL[HCRNG], the new value determined by the phase detector is written to DMCISR[ORV] field. The phase detector does not alter the strobe or the READ command. For more information on enabling the phase detector, refer to Section 1.9.4, DDR Hardware Calibration Register (DDR\_HCAL).

#### 1.6.1.3 Delay Line Calibration Operation

The phase detection circuit is used for hardware calibration to determine the number of delay-line elements required to delay the DQSx strobe by ¼ of an SDCLK clock cycle across voltage and temperature variations. DDR strobe calibration and configuration is performed by hardware. Four separate delay lines exist to calibrate the eight possible strobes: 1 strobe / byte = 4 strobes.

Hardware calibration can be configured to interrupt the processor when a new delay-line value is programmed or when the delay-line value falls out of range. If hardware reprograms the delay line, an offset can be set by software and applied to the value determined by the phase detector. A status register, DMCISR, is used to provide interrupt status and the results of the phase-detection circuits.

For more information on the hardware calibration settings, refer to the Section 1.9.4, DDR Hardware Calibration Register (DDR\_HCAL) and Section 1.9.5, DDR Write Strobe Calibration Register (DDR\_WCAL).

Copyright © 2009 Marvell



#### Note

The phase detector must be enabled for S0/D0/C0 and is optional for S0/D0CS/C0. Refer to section Section 1.8.5, Power Mode: S0/D0CS/C0 for more information on S0/D0CS/C0 mode.

#### 1.6.1.4 Resistive Compensation (RCOMP)

RCOMP dynamically compensates the DMC output drivers to account for variations in operating conditions due to process, temperature, voltage, and board layout. These effects are measured through a resistive mechanism referred to as a *Resistive Dynamic Compensation feature*, called *RCOMP*. The DMC interface is designed to work with RCOMP enabled for all operations.

RCOMP tunes four separate output driver parameters:

- Pullup strength (PCODE)
- Pulldown strength (NCODE)
- Pullup slew rate (PSLEW)
- Pulldown slew rate (NSLEW)

These parameters are tuned separately for the groups defined in Table 2. The groups are adjusted using the registers in Section 1.9.9, Programmable Buffer Strength and Slew Registers.

#### Table 2: RCOMP Strength/Slew Control Groups

Register	Description
PAD_MA	Strength/Slew Settings for MA[15:0]
PAD_MDMSB	Strength/Slew Settings for MD[31:16]
PAD_MDLSB	Strength/Slew Settings for MD[15:0], DQM<3:0>, and DQS<3:0>
PAD_DMEM	Strength/Slew Settings for nSDCAS, nSDRAS, nSDWE, SDCKE, and SDMA10
PAD_SDCLK	Strength/Slew Settings for SDCLK[1:0]
PAD_SDCS	Strength/Slew Settings for nSDCS[1:0]

Resistive compensation can be divided into two sub-sequences:

- 1. RCOMP evaluation: When the conditions of the silicon are sampled and the new RCOMP value is determined.
- 2. RCOMP update: When the output drivers receive the new PCODE, NCODE, PSLEW, and NSLEW settings.

The RCOMP compensation sequence (evaluation and update) must be performed initially when the processor resets and then periodically afterwards. The initial sequence is initiated directly by software when programming the Section 1.9.8.2, Rcomp Control Register (RCOMP).

Periodic evaluation is based on a programmable RCOMP timer (RCOMP[REI]).For more information on the procedures for setting up and programming the RCOMP circuits refer to 1.8 "Power Mode, Reset and Frequency Changes"

#### 1.6.1.5 Auto Powerdown Mode (APD)

Auto-powerdown is an automatic mechanism for minimizing power consumption in the processor. It works by sending the "powerdown" command to SDRAM when no memory transaction requests are

Copyright © 2009 Marvell



queued. This in turn shuts off the SDRAM internal clocking and input receivers, and for SSTL receivers, allows the SSTL Vref to be powered down because SDRAM CKE and CLK pins used to restart the SDRAM can sense LVCMOS levels. For the processor, APD mode is always enabled and cannot be turned off by software.


### 1.6.2 SDRAM Memory Size Options

The SDRAM interface supports two partitions (chip selects) of SDRAM. Both partitions must have the same timing requirements, and the same number of row and column address bits. Initialization software must set up the Section 1.9.2, SDRAM Configuration Register (MDCNFG) with the SDRAM timing category, number of row, column, and bank-address bits.

Figure 1, "16-bit External to Internal Address Mapping (Example) shows the bank/row/column address multiplexing using two bank bits x 14 row bits x 11 column bits x 16 data bits. Figure 2, "32-bit External to Internal Address Mapping (Example) shows the bank/row/column address multiplexing using two bank bits x 14 row bits x 12 column bits x 32 data bits. All unused address bits during CAS cycle are driven to 0; all unused bits during the RAS cycle are indeterminate and can be driven to either 1 or 0.

When accessing SDRAM, only MA<11,9:0> are used for column addressing. SDMA<10> is driven with 0 during column addressing, as required by SDRAMs. Bank address is used to inform the SDRAM which bank is being read from, and they remain stable during column addressing.

#### Figure 1: 16-bit External to Internal Address Mapping (Example)



#### Figure 2: 32-bit External to Internal Address Mapping (Example)

		I	nter	nal	32 b	oit a	ddre	ess f	or 2	2 bai	ık b	its x	14	row	bits	5 x 1:	2 cc	olum	nn b	its >	32	data	ı bit	5								
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	L														L	
										row	addro	ess						ank dress	i				Colu	umn a	addre	955					By	/tes
						Exte	rnal	Addro	ess p	ins	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
						E	Bank	Row	Марј	oing	15	14	29	28	27	26	25	24	23	22	21	20	19	18	17	16	]					
						Banl	k Col	umn	Марр	bing	15	14	'0'	13	12	'0'	11	10	9	8	7	6	5	4	3	2						

Table 3 shows how the internal address is mapped to the external address for both the RAS and CAS cycle. The supported memory configuration options are included in this table. Fields denoted with "?" mean the external address pin are indeterminate and can be driven with either a 1 or a 0.

Table 3:	Processor Internal t	o Externa	I Addressing (	Options
----------	----------------------	-----------	----------------	---------

Rows	Columns	Ex	teri	nal	Ad	dre	SS	Pin	s at	R	۹S .	Tim	е					External Address Pins at CAS Time															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
12	9	11	10	'?'	'?'	23	22	21	20	19	18	17	16	15	14	13	12	11	10	'0'	'0'	'0'	'0'	'0'	9	8	7	6	5	4	3	2	1
12	10	12	11	'?'	'?'	24	23	22	21	20	19	18	17	16	15	14	13	12	11	'0'	'0'	'0'	'0'	10	9	8	7	6	5	4	3	2	1
12	11	13	12	'?'	'?'	25	24	23	22	21	20	19	18	17	16	15	14	13	12	'0'	'0'	11	'0'	10	9	8	7	6	5	4	3	2	1
13	9	11	10	'?'	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	'0'	'0'	'0'	'0'	'0'	9	8	7	6	5	4	3	2	1
13	10	12	11	'?'	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	'0'	'0'	'0'	'0'	10	9	8	7	6	5	4	3	2	1
13	11	13	12	'?'	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	'0'	'0'	11	'0'	10	9	8	7	6	5	4	3	2	1
14	9	11	10	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	'0'	'0'	'0'	'0'	'0'	9	8	7	6	5	4	3	2	1
14	10	12	11	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	'0'	'0'	'0'	'0'	10	9	8	7	6	5	4	3	2	1
14	11	13	12	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	'0'	'0'	11	'0'	10	9	8	7	6	5	4	3	2	1

#### 1.6.2.1 SDRAM Burst Length, Burst Type, and Strength Settings

The DMC operates with a sequential burst type and a burst length of eight beats. The DMC does not support other burst lengths or burst types. Output driver strength settings of SDRAMs depend on the system topology.

#### 1.6.2.2 Dynamic Memory Controller Memory Map

Table 4 defines the memory map for each DMC chip select. For more information on the memory map for the processor refer to the Memory Map chapter in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual.* 

#### Table 4: Dynamic Memory Controller Address Map

Chip Select	Address Space
nSDCS<1> (PXA32x processor only)	0xC000_0000 – 0xFFFF_FFF
nSDCS<1> (PXA30x and PXA31x Only)	0xC000_0000 – 0xDFFF_FFFF
nSDCS<0> (PXA32x processor only)	0x8000_0000 - 0xBFFF_FFF
nSDCS<0> (PXA30x and PXA31x only)	0x8000_0000 - 0x9FFF_FFF

#### 1.6.2.3 Illegal Accesses and Nonexistent Memory

Accesses to or from non-existent memory are not detected in hardware. Indeterminate data is returned when no memory is selected on a Read.

If a memory is not occupying all allocated megabytes of a partition but is occupying only a portion, Reads and Writes from or to the unoccupied portion are processed as if the memory is occupying the entire allocation of the memory partition but return indeterminate data. This is true for any memory type.





Note

Accesses to reserved memory-controller register space result in indeterminate behavior.

### 1.6.3 SDRAM Command Overview

When writing to the MDMRS register for each enabled SDRAM partition, a Mode Register Set command (MRS) or Extended Mode Register Set command (EMRS) is sent to the SDRAM devices. Whatever is written into the register bits is passed directly to the SDRAMs. Therefore, the software must ensure that the parameters programmed into the SDRAM match those programmed into the configuration registers. During SDRAM configuration, all of the address pins are used to transfer the MRS command.

The processor accesses SDRAM by using the following subset of standard interface commands:

- Mode register set (MRS)
- Extended Mode register set (EMRS)
- Bank activate (ACT)
- Read (READ)
- Write (WRITE)
- Precharge all banks (PALL)
- Precharge one bank (PRE)
- Auto-refresh (CBR)
- Powerdown (PWRDN)
- Enter self-refresh (SLFRSH)
- Exit powerdown (PWRDNX)
- No operation (NOP)

Table 5, "SDRAM Command Encoding" shows the SDRAM interface commands.

Table 5: SDRAM Command	Encoding
------------------------	----------

Command	SDRAM D	evice Pin	s					
	E : n-1)	(u)	S	AS	AS			MA [15:0]
	SDCKE (at clk	SDCKE (at clk	nSDC	nSDRJ	nSDC/	nWE	DQM	15:11 10 9:0
PWRDN	1	0	1	1	1	1	1	х
PWRDNX	0	1	1	1	1	1	1	x
SLFRSH	1	0	0	0	0	1	0	x
CBR	1	1	0	0	0	1	x	x
MRS/EMRS	1	x	0	0	0	0	1	OP code
ACT	1	x	0	0	1	1	x	Bank and Row

Comr	nand	SDRAM D	evice Pin	s							
		n-1)			AS	AS			MA [15:0]		
		SDCKE (at clk	SDCKE (at clk	nSDCS	nSDRA	nSDCA	nWE	DQM	15:11	10	0:6
READ		1	x	0	1	0	1	0	Bank and Column	0	Column
WRITE	Ξ	1	x	0	1	0	0	mask	Bank and Column	0	Column
PALL	All	1	x	0	0	1	0	x	x	1	x
PRE	Bank								Bank	0	
NOP		1	x	1	x	x	x	x	x		
				0	1	1	1				

Table 5: SDRAM Command Encoding (Continued)

The programmable opcode for address bits used during the Mode register-set command (MRS) and Extended Mode register-set (EMRS) command is exactly what is programmed in the MDMRS register. The processor memory controller makes no attempt to ensure that the SDRAM configuration programmed via the MRS/EMRS command matches the controller configuration programmed in the MDCNFG and other registers.

### 1.7 DDR Overview

Double data-rate (DDR) SDRAM transfers data on both the rising and falling edges of the SDRAM clock. Therefore, a DDR SDRAM clocked at 130 MHz transfers data at a 260-MT/s data rate. A strobe (pin DQS) is driven with the data to ensure data is latched correctly. The strobe is always synchronous and in phase with the DQ data pins such that it can be used by the receiving device to latch the data. The strobe is bidirectional and is driven by the SDRAM on Reads from memory and is driven by the controller on Writes to memory. As shown in Figure 3, "DDR DRAM Read Cycle: SDRAM Drives DQS- Controller Delays DQS to DQS' (internal), the strobe toggles at the same rate as the data; therefore a transition (rising or falling edge) on the strobe signals valid data. Unlike the clock, the strobe is not free running and changes only during the entire burst.

### 1.7.1 DDR Reads

On Reads from the DDR SDRAM, DQS is driven by the SDRAM. The SDRAM considers the strobe to be nothing more than a data pin toggling with a fixed pattern. Therefore, the timing relation between DQS and the 32 DQ pins is exactly as shown in Figure 3, "DDR DRAM Read Cycle: SDRAM Drives DQS- Controller Delays DQS to DQS' (internal). DQS arrives at the controller simultaneous with the DQ bus pins. For the controller to use DQS to latch the data, it must push the strobe past the DQ bus-transition area into the data-valid window. Therefore, it must first delay the strobe by approximately ¼ of a full clock as shown in Figure 4 and Figure 5, "DDR Write Cycle—Controller Drives and Delays DQS to get DQS'. DQS' instead of DQS is used to latch the read data. The controller delays the strobe to obtain DQS' through a series of internal delay lines. See Section 1.7.3 for more information.



Figure 3: DDR DRAM Read Cycle: SDRAM Drives DQS- Controller Delays DQS to DQS' (internal)






Figure 4: Zoom-In of Delayed Strobe DQS' (internal) on DDR Reads



#### 1.7.2 DDR Writes

On Writes to the DDR SDRAM, DQS is driven by the controller exactly as shown in Figure 5, "DDR Write Cycle—Controller Drives and Delays DQS. Notice that the controller provides the ¼-cycle delay to the DDR SDRAM. This delay is required by the SDRAM, as the SDRAM uses DQS directly to latch the incoming data and does not delay DQS internally as the controller does on Reads.

Figure 5: DDR Write Cycle—Controller Drives and Delays DQS



### 1.7.3 Strobe Delay Calibration and Programming

DDR SDRAM requires a separate strobe (DQS) for each byte of data on the DQ data bus. Therefore, there must be support for the calibration and configuration of two separate delay lines. The delay lines are programmable to account for variations in processor transistor characteristics, operating conditions (voltage and temperature), and system-load characteristics (including board-routing topologies). Voltage (V) and temperature (T) vary while the part is running, periodically monitoring the calibration and reconfiguring the delay into the center of the data-valid window is required. For more information on the procedures for setting up and programming the delay line calibrations, refer to Section 1.8.






Figure 6 shows where the DQ pins are sampled for a given DQS strobe delay:

- 0–10 strobe-delay elements selected—not enough delay and the Read fails.
- 11–26 strobe-delay elements selected—passing region; ideal delay uses 19 delay elements.
- > 27 strobe-delay elements—too much delay selected.

# 1.8 Power Mode, Reset and Frequency Changes

This section details the DMC requirements when changing power modes (S0/D1/C2, S0/D2/C2 and S0/D0CS/C0), when a reset occurs (hardware of GPIO), and when changing SDRAM clock frequencies.

### 1.8.1 SDRAM Reset/Power-Up Procedure

Software is responsible for controlling the following procedures when coming out of a hardware reset. Follow the startup procedure *exactly*, in the order specified, or proper operation cannot be guaranteed.



#### Note

DDR memory accesses are ignored until MDCNFG[DMCEN] is set. If MDCNFG[DMCEN] is cleared, requests will hang.

- 1. On hardware reset, complete a power-on wait period to allow the internal clocks used to generate SDCLK to stabilize. The JEDEC power-on wait time requirement is 200µs. Refer to the SDRAM datasheet for exact device timing requirements.
- Program the DTC[1:0], DRAC[1:0], DCAC[1:0] bits in the Section 1.9.2, SDRAM Configuration Register (MDCNFG) to configure the timing and addressing scheme for the SDRAM device.<sup>1,2</sup>

Copyright © 2009 Marvell



- 3. Enable the occupied DRAM partitions by setting appropriate MDCNFG[DCSEx] bits.<sup>1</sup> When the partitions are enabled, SDCKE is asserted and SDCLK<1:0> begins to toggle.
- 4. Wait a typical NOP power-up waiting period required by SDRAM. (Refer to the SDRAM datasheet for exact device timing requirements) Steps 5 and 6 can be executed during this waiting period.
- 5. Setup the RCOMP interrupt interval and perform an initial RCOMP calibration cycle.<sup>1,9</sup>
  - a) Enable the RCOMP interrupt by setting the DMCIER[ERCI] register.
  - b) Program the preferred range into RCOMP[RCRNG]. This is the range in which the new sample can differ from the old sample before the processor is interrupted.<sup>3</sup>
  - c) Program the preferred interval between RCOMP evaluation cycles into RCOMP[REI].<sup>4</sup>
  - d) Force an initial RCOMP evaluation phase by setting RCOMP[SWEVAL]. Once the evaluation cycle is complete, this bit clears automatically.<sup>5</sup>
  - e) Once the RCOMP interrupt is received, software must use the new values from the DMCISR[PCODE] and DMCISR[NCODE] fields to calculate the NSLEW and PSLEW values.
  - f) Software programs the new NCODE, PCODE, NSLEW and PSLEW into the PAD\_XX[NCODE], PAD\_XX[PCODE], PAD\_XX[NSLEW] and PAD\_XX[PSLEW] control fields.
  - g) Software must set the RCOMP[UPDATE] bit to force four NOP cycles on the DMC interface and to update the output drivers.
  - h) RCOMP[UPDATE] is cleared automatically by hardware, and normal operation is resumed once the update is complete.
- 6. Configure the SDRAM strobe delay calibration<sup>1</sup>. This step can be performed in parallel with Step 5.
  - a) Enable the calibration-complete interrupt DMCIER[EDLP].<sup>10</sup>
  - b) Clear DDR\_HCAL[HCRNG] to guarantee interrupt occurs (if HCRNG is greater than 1, the interrupt occurs only if out of calibration).
  - c) Clear the DDR\_HCAL[HCOFFx] bits<sup>6</sup>.
  - d) Clear the DDR\_WCAL[WCOFF] bit.<sup>7</sup>
  - e) Clear the DDR\_WCAL[WCEN] so the Write strobe is shifted using the falling edge of the SDCLK.
  - f) Set DDR\_HCAL[HCEN] to enable the phase detector.
  - g) Set the DDR\_HCAL[PROG] to enable automatic hardware delay line calibration updates.
  - h) Set the MDCNFG[HWFREQ] bit to enable automatic delay line calibrations during a frequency change.  $^{8}$
  - i) The RCOMP cycle completes before delay-line calibration completes. If RCOMP codes must be updated, software must do so before proceeding to Step 10.
- 7. Write the MRS register to condition the SDRAM and send the MRS command. The SDRAM gets "conditioned" by setting MDMRS[MDCOND], before the MRS command MDMRS[13:0] is issued (performed by writing to the MDMRS register once).
- 8. Program the MDREFR[DRI] register with the required refresh interval.<sup>1</sup>
- 9. Program DDR\_HCAL[HCRNG] to greater than 1 so that the DMCISR[DLP] interrupt occurs if out of calibration.<sup>1, 11</sup>

10. Enable the dynamic memory controller by setting MDCNFG[DMCEN] to allow the dynamic memory controller to accept memory requests.<sup>1</sup> DMC begins or resumes to normal operation.



1. Reading back the registers to ensure the Writes have completed before proceeding is recommended.

2. Do not program the MDCNFG[DMCEN] to enable the DMC. This prevents the DMC from accepting requests until the SDRAM is conditioned and the DDR circuits are calibrated.

- 3. If RCRNG = 0 the processor is interrupted each time an RCOMP evaluation cycle is performed. An RCRNG value of 0b10 or 0b11 is recommended.
- 4. Programming RCOMP[REI] to interrupt the processor every 500ms or less to perform RCOMP calibrations is recommended.
- 5. An evaluation phase is performed when the RCOMP[SWEVAL] bit is set or when the REI counter expires. Once the evaluation has completed, the processor is interrupted if either existing DMCISR[PCODE] or DMCISR[NCODE] values differs from the new values as specified in the RCOMP[RCRNG] register.
- 6. Recommended values for HCOFFx bits are 0.
- 7. Recommended value for WCOFF is 0.
- 8. Set MDCNFG[HWFREQ] prior initiating a power mode or frequency change to avoid system hangs. If a hang occurs set the MDCNFG[DMCEM] to recover.
- 9. An interrupt service routine must be setup to update the PAD\_XX registers with the new NCODE, PCODE, NSLEW and PSLEW values when they are out of range.
- 10. This interrupt is only used to tell the processor that the Delay Line calibrations are complete. The Delay Line calibrations are updated automatically when DDR\_HCAL[PROG] is set.
- 11. Recommended value is 0b10.

### 1.8.2 GPIO Reset Procedure

During a GPIO reset, a handshake occurs with the DMC, which allows the current SDRAM transfer to complete and then puts the SDRAM into self-refresh mode. No attempt is made to ensure pending SDRAM transfers are complete. A GPIO reset destroys all memory controller register-configuration data. Contents of the SDRAM are not compromised due to a GPIO reset, but software must reprogram the memory controller registers and initiate the controller power-up sequence as described below:

- On GPIO reset, complete a power-on wait period to allow the internal clocks used to generate SDCLK to stabilize. The JEDEC power-on wait time requirement is 200µs. Refer to the SDRAM datasheet for exact device timing requirements.
- Program the DTC[1:0], DRAC[1:0], DCAC[1:0] bits in the Section 1.9.2, SDRAM Configuration Register (MDCNFG) to configure the timing and addressing scheme for the SDRAM device.<sup>1,2</sup>
- 3. Setup the RCOMP interrupt interval and perform an initial RCOMP calibration cycle.<sup>1,9</sup>
  - 1. Enable the RCOMP interrupt by setting the DMCIER[ERCI] register.
  - Program the preferred range into RCOMP[RCRNG]. This is the range in which the new sample can differ from the old sample before the PXA30x processor or PXA31x processor is interrupted.<sup>3</sup>
  - 3. Program the preferred interval between RCOMP evaluation cycles into RCOMP[REI].<sup>4</sup>
  - 4. Force an initial RCOMP evaluation phase by setting RCOMP[SWEVAL]. Once the evaluation cycle is complete, this bit clears automatically.<sup>5</sup>
  - 5. Once the RCOMP interrupt is received, software must use the new values from the DMCISR[PCODE] and DMCISR[NCODE] fields to calculate the NSLEW and PSLEW values.



- Software programs the new NCODE, PCODE, NSLEW and PSLEW into the PAD\_XX[NCODE], PAD\_XX[PCODE], PAD\_XX[NSLEW] and PAD\_XX[PSLEW] control fields.
- 7. Software must set the RCOMP[UPDATE] bit to force four NOP cycles on the DMC interface and to update the output drivers.
- 8. RCOMP[UPDATE] is cleared automatically by hardware, and normal operation is resumed once the update is complete.
- 4. Configure the SDRAM strobe delay calibration<sup>1</sup>. This step can be performed in parallel with Step 5.
  - 1. Enable the calibration-complete interrupt DMCIER[EDLP]<sup>10</sup>.
  - 2. Clear DDR\_HCAL[HCRNG] to guarantee interrupt occurs (if HCRNG is greater than 1, the interrupt occurs only if out of calibration).
  - 3. Clear the DDR\_HCAL[HCOFFx] bits<sup>6</sup>.
  - 4. Clear the DDR\_WCAL[WCOFF] bit<sup>7</sup>.
  - 5. Clear the DDR\_WCAL[WCEN] so the Write strobe is shifted using the falling edge of the SDCLK.
  - 6. Set DDR\_HCAL[HCEN] to enable the phase detector.
  - 7. Set the DDR\_HCAL[PROG] to enable automatic hardware delay line calibration updates.
  - 8. Set the MDCNFG[HWFREQ] bit to enable automatic delay line calibrations during a frequency change<sup>8</sup>.
  - 9. The RCOMP cycle completes before delay-line calibration completes. If RCOMP codes must be updated, software must do so before proceeding to Step 10.
- 5. Program the MDREFR[DRI] register with the required refresh interval.
- Program DDR\_HCAL[HCRNG] to greater than1 so that the DMCISR[DLP] interrupt occurs if out of calibration<sup>11</sup>.
- Enable the DMC by setting MDCNFG[DMCEN] to allow the dynamic memory controller to accept memory requests. At the same time, set MDCNFG[DCSE] bits to enable SDCLK<1:0> to set SDCKE to take the SDRAM out of self-refresh mode.

Note

- 1. Reading back the registers to ensure the Writes have completed before proceeding is recommended.
- 2. Do not program the MDCNFG[DMCEN] or MDCNFG[DCSEx] bits. This prevents the DMC from accepting requests until the SDRAM is conditioned and the DDR circuits are calibrated, and leaves the SDRAM in self-refresh mode.
- 3. If RCRNG = 0 the processor is interrupted each time an RCOMP evaluation cycle is performed. An RCRNG value of 0b10 or 0b11 is recommended.
- 4. Programming RCOMP[REI] to interrupt the processor every 500ms or less to perform RCOMP calibrations is recommended.
- 5. An evaluation phase is performed when the RCOMP[SWEVAL] bit is set or when the REI counter expires. Once the evaluation has completed, the processor is interrupted if either existing DMCISR[PCODE] or DMCISR[NCODE] values differs from the new values as specified in the RCOMP[RCRNG] register.
- 6. Recommended values for HCOFFx bits are 0.
- 7. Recommended value for WCOFF is 0.
- 8. Set MDCNFG[HWFREQ] prior initiating a power mode or frequency change to avoid system hangs. If a hang occurs set the MDCNFG[DMCEM] to recover.
- 9. An interrupt service routine must be setup to update the PAD\_XX registers with the new NCODE, PCODE, NSLEW and PSLEW values when they are out of range.
- 10. This interrupt is only used to tell the processor that the Delay Line calibrations are complete. The Delay Line calibrations are updated automatically when DDR HCALIPROGI is set.
- 11. Recommended value is 0b10.

### 1.8.3 Power Mode: S0/D1/C2, S0/D2/C2 Entry

S0/D1/C2 and S0/D2/C2 entry is controlled through internal handshaking with the Services Power Management Unit (SPMU). The SPMU must first drain all memory traffic from the switch interface before initiating S0/D1/C2 or S0/D2/C2 entry request to the DMC.

The DMC performs the following when a request for S0/D1/C2 or S0/D2/C2 is received:

- Allows all pending DMC requests to complete
- Ensures refresh, RCOMP, and Delay Line calibration requests are complete
- Puts DDR SDRAM into Self-Refresh mode to preserve memory contents.

### 1.8.4 Power Mode: S0/D1/C2, S0/D2/C2 Exit

- 1. Disable hardware calibration by clearing DDR\_HCAL[HCEN] to reset the phase detector counters, which ensures clean calibration cycle when restarted.
- 2. Initiate an RCOMP cycle by setting RCOMP[SWEVAL].
- 3. Delay lines must be recalibrated before memory requests can begin. Steps 3c through 3e are completed at same time.
  - a) Set DMCISR[DLP] to clear the Delay Lines Programmed interrupt status bit.
  - b) Set DMCIER[EDLP] to enable interrupt.
  - c) Set DDR\_HCAL[HCEN] to enable phase detector.
  - d) Set DDR\_HCAL[PROG] to enable programming of delay lines.
  - e) Clear DDR\_HCAL[HCRNG] to guarantee interrupt occurs regardless (if HCRNG is greater than 1 the interrupt occurs only if out of calibration).

Software is interrupted when calibration is complete (512 clk cycles \* 1/130 MHz) =  $3.94 \mu$ S at 130 MHz. This step can be performed in parallel with step 2. The Rcomp cycle completes



before delay-line calibration completes. If necessary, software should update Rcomp codes before proceeding to step 4.

- 4. Re-enable the DMC by setting MDCNG[DMCEN].
- 5. Set DDR\_HCAL[HCRNG] to greater than 1 so that the DMCISR[DLP] interrupt occurs if out of calibration.
- 6. Clear DMCISR[DLP] interrupt status bit.

### 1.8.5 Power Mode: S0/D0CS/C0

Currently, frequency change is supported only after reset and D0CS mode entry/exit. SDRAM frequency throttling to save power is not supported.

#### 1.8.5.1 Exiting S0/D0CS/C0

Delay lines must be calibrated at the new SDRAM frequency before memory accesses occur. The following procedures must be followed:

- 1. Set DDR\_HCAL[HCEN] to enable the phase detector.
- 2. Read back DDR\_HCAL[HCEN] to ensure it is set before proceeding.
- 3. Set MDCNFG[HWFREQ].
- 4. Read back MDCNFG[HWFREQ] to ensure it is set before proceeding.
- 5. When frequency change is complete and delay lines have been calibrated, the controller automatically begins processing memory transactions if the controller and memory have been initialized previously.

#### 1.8.5.2 Entering S0/D0CS/C0

Delay lines do not need to be recalibrated when the SDRAM clock frequency is lowered. By omitting delay-line calibration approximately  $3.94\mu s$  (512 clk cycles \* 1/130 MHz) can be saved by disabling the phase detector before initiating change. The following procedures must be followed when calibrating delay lines:

- 1. Clear DDR\_HCAL[HCEN] to disable the phase detector.
- 2. Read back DDR\_HCAL[HCEN] to ensure it is cleared before proceeding.
- 3. Set MDCNFG[HWFREQ].
- 4. Read back MDCNFG[DWFREQ] to ensure it is set before proceeding.
- 5. When frequency change is complete, the controller automatically begins processing memory transactions if the controller and memory have been initialized previously.



#### Note

1. Set MDCNFG[HWFREQ] prior initiating a power mode or frequency change to avoid system hangs. If a hang occurs, set the MDCNFG[DMCEM] to recover.

2. MDCNFG[HWFREQ] is cleared automatically.

### 1.9 Register Descriptions

The section describes in detail the Dynamic Memory Controller configuration registers and the programmable Buffer Strength and Slew registers.

The DMC receives its configuration from the system bus and its memory requests from the switch. These registers are not configured to any particular DMC request. To ensure that a new

Copyright © 2009 Marvell

configuration does not get applied to the wrong memory request, observe the following rules when programming the configuration registers:

- Program the MDCNFG, MDMRS, and EMPI registers only after a reset or standby event that results in corruption of configuration data.
- All other DMC registers can be calibrated "on the fly" because they do not need to be applied to any particular DMC request.

### 1.9.1 Register Summary

Table 6 shows the registers associated with the DMC interface and the physical addresses used to access them. These registers must be mapped as non-cacheable and non-bufferable and can be accessed only as word accesses.

 Table 6:
 Dynamic Memory Controller Register Summary

Address	Description	Page
Dynamic Memory	/ Controller Registers	1
0x4810_0000	SDRAM Configuration Register (MDCNFG)	page 30
0x4810_0004	SDRAM Refresh Control Register (MDREFR)	page 32
0x4810_0020	reserved	
0x4810_0040	SDRAM Mode Register Set Configuration Register (MDMRS)	page 33
0x4810_0050	reserved	
0x4810_0060	DDR Hardware Calibration Register (DDR_HCAL)	page 34
0x4810_0068	DDR Write Strobe Calibration Register (DDR_WCAL)	page 36
0x4810_0070	Dynamic Memory Controller Interrupt Enable Register (DMCIER)	page 37
0x4810_0078	Dynamic Memory Controller Interrupt Status Register (DMCISR)	page 38
0x4810_0080	Delay Line Status Register (DDR_DLS)	page 39
0x4810_0090	External Memory Pin Interface Control Register (EMPI)	page 40
0x4810_0100	Rcomp Control Register (RCOMP)	page 42
Programmable B	uffer Strength and Slew Registers	
0x4810_0110	PAD_MA Strength and Slew Settings Register (PAD_MA)	page 43
0x4810_0114	PAD_MDMSB Strength and Slew Settings Register (PAD_MDMSB) (PXA32x processor only)	page 44
0x4810_0118	PAD_MDLSB Strength and Slew Settings Register (PAD_MDLSB)	page 45
0x4810_011C	PAD_SDRAM Strength and Slew Settings Register (PAD_SDRAM)	page 46



#### Table 6: Dynamic Memory Controller Register Summary (Continued)

Address	Description	Page
0x4810_0120	PAD_SDCLK Strength and Slew Settings Register (PAD_SDCLK)	page 47
0x4810_0124	PAD_SDCS Strength and Slew Settings Register (PAD_SDCS)	page 47
All other DMC register address space through 0x49FF_FFFF	reserved	

### 1.9.2 SDRAM Configuration Register (MDCNFG)

The MDCNFG register (see Table 7) contains control bits for configuring the SDRAM with parameters such as tRP, tRCD, tRAS, tRC. Both SDRAM chip selects must use the same parameters.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		nys 481				res	S				MC		IF	G							0	Dyı	۱a	mi	c N	len	or	уC	on	tro	lle	r	
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	4 13	12	! 1	1	10	9	8	7	6	5	4	3	2	1	0
	SETALWAYS	DMCEN	HWFREQ	Re	se	rve	d																SETALWAYS	D	ГС	reserved	U A C		DCAC		Mad	10	CSE
Reset	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	? (	0	0	0	?	0	0	0	0	0	0	0
		Bi	ts		ł	١cc	es	S		١a	me		De	sc	rip	otio	n																
		3	1			R	/W		SE	ΓAL	WA	YS	Μι	ıst k	be	prog	ram	m	ed to	0 O b	1												
		3	0			R	/W		ſ	M	CEN	1	0 = 1 =	= Di = Er	sat nab :: V s' fc D	ole D le D Vher witcl or re	MC MC n dis n. T fres EN	; ai ar ab he h a	Memo nd Ig oled, DMG and I disat	inor inar the C ca DDF	re o mio Di an R s	dyn c m MC stil trol	an st l is be	nic nory alls sue cal	/ re all int ibra	que me ern tior	sts. moi ally	ry re ger	que era	sts ted	con	nma	nds

#### Table 7: MDCNFG Bit Definitions

					Add 000		SS	5				M	DC	NF	G									I	Dy	na	mi	сN	ler	nor	y	Co	ont	rol	ler		
User Settings																								I													
Bit	31	30	29	2	8 27	26	6	25	24	23	22	21	20	) 19	9 18		17	16	15	1	4	13	12	2	11	10	9	8	7	6		5	4	3	2	1	0
	SETALWAYS	DMCEN	FREQ	R	ese	erv	ec	d																		ETALWAYS	D	ГC	recerved	AC			C		>	SE1	SED
	SET	ΜQ	МH													_										SET			roce	DR/			DCAC		DBW	ů D C	
Reset	0	0	0	?	?	?		?	?	?	?	?	?	?	?		?	?	?	?		?	?	1	?	0	0	0	?	0		0	0	0	0	0	0
		Bi	ts			Ac	Ce	es	S		Na	me	•	D	esc	;r	ipt	io	n																		
		0 = Default state. Frequency change is complete and/or no frequency change is pending.         1 = Frequency change pending. Hardware assures delay line calil is complete and stable clock is achieved before allowing DDR on the DMC bus.         NOTE: (1) This bit must be set prior to changing DDR frequency. set, the system will hang and must be re-enabled by setti MDCNFG[DMCEN]. (2) When enabled the DMC automaticalibrates delay lines when a frequency change initiated I Application Subsystem Clock Configuration Unit (ACCU) performed. See Section 1.8.5, Power Mode: S0/D0CS/C0 more information. (3) This register must be written before Application Subsystem Clock Configuration Register (AC changed.         28:11       —       —														tra If r ng ical by is fo the	affic not Ily r																				
		28	:11				_	-						re	ser	/e	ed																				
		1	0			F	<b>₹</b> /\	N		SE	TA	LWA	Y:	SM	lust	be	e pr	ogi	am	m	ed	to	0b	1													
		9	:8			F	R/\	N			DT(	C[1:0	)]	TI A A	ming hese C tin II SD	n nin	numl ng p AM	oer ara mu	s sa ame ust l	tis ter	sfy ˈs. /e	the All sar	e m nu me	ini ml th	bers ie ti	s sł min	now g c	n be ateg	elov gory	v are	ə r	nini	mui	m va			/ing
														01 01	200 - 201 - 210 - 211 -	t t	RP RP	= 2 = 4	clk clk	s, s,	tR( tR(	CD CD	=	2 0 4 0	clks clks	, tR , tR	AS AS	= 5 = 6	i clk i clk	s, tF s, tF	ער ער	) = 1 )= 1	10 c 0 c	lks Iks			
															se th OTE			al	l tin	nin	go	cat	eg	ori	ies,											у.	
		-	7				_	-				_		re	ser	/e	ed																				
		6	:5			F	<b>₹</b> /\	N		C	RA	C[1	:0]	0  0  0	umb 500 501 510 511	_	12 13 14	rov rov rov	v ac v ac v ac	ldı Idı	es es	s t s t	oits oits		for	SE	DR/	۹M	Pai	titio	ns	3:					

#### Table 7: MDCNFG Bit Definitions (Continued)




		ys 481				res	S				MI	C	NF	G							Dy	na	mi	сM	em	ory	/ C	ont	rol	ler		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SETALWAYS	DMCEN	HWFREQ	Re	se	rve	ed															SETALWAYS	D	ſĊ	reserved	DRAC		DCAC		DBW	DCSE1	DCSE0
Reset	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	?	0	0	0	0	0	0	0
		Bi	ts		1	Acc	es	s		Na	me		De	esc	rip	tio	n															
		4	:3			R	/W		D	CA	C[1:	:0]	0b 0b 0b	00 - 01 - 10 -	9 c 10 11	of Co colur colu colu colu erve	nn umr umn	addi add	ress dres	s bit ss b	s its	s foi	r SE	DRA	M F	Parti	tion	s:				
		2	2			R	/W			DE	3W		0 = 1 =	= 32 = 16	bit bit M		be p	orog		ime	d to	0b	1 fo	r P)	(A3)	0x a	nd l	PXA	A31>	¢		
			1			R	/W			DC	SE1		0 =	= SE	RA	SDC AM ( AM (	SD	CS1	) pa	artiti	on c	lisa										
		(	)			R	/W			DC	SEC	)	0 =	= SE	RA	SDC AM ( AM (	SD	CS0	) pa	artiti	on c	lisa										

#### Table 7: MDCNFG Bit Definitions (Continued)

### 1.9.3 SDRAM Refresh Control Register (MDREFR)

The MDREFR register (see Table 8) contains control bits for SDRAM refresh.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.



			ica 10_			res	S				M	DRI	EFF	र							D	/na	mi	сM	em	or	y C	on	tro	lle	r	
User Settings																													l			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	re	ser	veo	b																				SWREF	DF	RI						
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0
		Image:																														
																en																
		7	:0			R	/W			DRI⊷	<7:0	)>	Th (Cl CE sel Th DR	e nu BR) BR r ects e va I = (I = (	umb cyc efre s. Alue Num (Ref (1) SI 33 R( su su ref	er c cles. sh ( tha ber ( resh ) Th DRA MH CON ppc quir	f re Or cycl t mu of ret time time is n M k z cl MP i vrtec ed,	fres ie r e. T ust fresh oeir oek inte ock inte d. T oth	sh cl ow i This be lo ber ows) ber ag ac state rval his verw	ock s re inte cad ck cy x Re mu: ccce ed c s.(3 valu ise	ecyce erva ed i vcles fresh sseconly ) DI ue si the	cles shea I is nto ) / 4 h clc e le d.(2 to c RI v hou per	(div d in app this ss t ) Th coun alue Id n form		h Si ble t ister ency) the efres fres ess t e pr ce o	DŔ/ coa riso riso tR/ sho thar cogr	AM II SI calc AS ( lock DDF n 0x ami ami ami	bar DR/ cula (ma (is ca 14 mec em	ik d AM ted a s libra are d les ory	urin chip as f or th epar ation not ss th con	g ea ollo ne rate n, a nan troll	ach wws ind ler

#### Table 8: MDREFR Bit Definitions (Continued)

#### 1.9.3.1 SDRAM Mode Register Set Configuration Register (MDMRS)

The MDMRS register (Table 9) is used to issue MRS and EMRS commands to SDRAM (see Table 5, "SDRAM Command Encoding"). Writing this register triggers a MRS or EMRS command being issued to external SDRAM. The MRS command is written out on MA<15:11>, SDMA10, and MA<9:0> pins.



This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

Table 9:		MC	MF	RS	Bit	De	əfir	nitic	ons	;																						
				I A 00		res	S				M	<b>M</b>	RS								Dy	/na	ami	ic N	ler	nor	y C	on	ntro	olle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MDCS1	<b>MDCS0</b>	MDCOND	MDPEND	re	ser	ve	d								MDBA		reserved	M	ЭΜ	RS											
Reset	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	0	0	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		ŀ	Acc	es	s		Na	me		De	esc	rip	tio	n															
		3	1			R	/W			MD	CS	1	0 =	ontro = Do = Wi	o no	t wr	ite I	MRS	S to	dev	/ice	s o	n cł	nip s	sele		Corr	ıma	ınd:			
		3	0			R	/W			MD	CS	)	0 =	ontro = Do = Wi	o no	t wr	ite I	MRS	S to	dev	/ice	s o	n cł	nip s	sele		Com	nma	ınd:			
		2	9			R	/W		N	ИDC	ON	D	lf s be SE co 0 =	fore DRA ndit = Do	con the M. ione no	ditic MF This ed a t co	ons f RS d bit re s ndit	the com de- elec ion	SDF mai ass cted the	RAM nd ii erts by SD	I by n th aut the RAI	r pe le M tom M M	/IDN natio DCN pefo	/IRS cally NFG re s	fiel Th [DC end	ld is ne cl CSE ling	L a wri hip s ] reg the RS c	tten sele giste MR	to t ect(s er fi S c	the 5) elds omr		
		2	8			I	R		Ν	ИDF	PEN	D	ma cle co	ade eare	by v d au ionii	writi utor ng i	ng t natio s cc	o th cally mp	ie N / wh lete	IDN nen . Sc	IRS MR oftwa	re S c are	giste com car	er a mar n po	nd i nd h II th	s pe ias l is b	rec endi beei it to	ng. n is:	Thi: sue	s bit d ar	is Id	
		27	:17			_	_			-	_		res	serv	ed																	
		16	:15			R	/W			M	DBA		Ba	ink / ink a mbe	add	ress	s sh	oulc	l alv	vay	s be					s fie	ld, r	ega	rdle	ess (	of th	ne
		1	4			_	_			-	_		res	serv	ed																	
		13	3:0			R	/W			MD	MR	S	M	RS	com	ma	nd p	ass	sed	as i	s wi	ritte	en h	ere	to S	SDR	RAM	ade	dres	ss bi	ts.	

### 1.9.4 DDR Hardware Calibration Register (DDR\_HCAL)

This register (Table 10, "DDR\_HCAL Bit Definitions") allows hardware to calibrate and set the strobe delay lines. DDR\_HCAL controls the SDRAM Read data strobes DQSx.

DDR\_HCAL[HCOFFx] values can be changed from the reset values to adjust DQS' signals when Read failures are seen. If the data is being latched too early (still reading the first beat of data when expecting to read the second), then the DQS' signals are too far to the left and HCOFFx values of 0b1001 to 0b1111 should be used to shift DQS' to the right of the center until the correct data is read. If the data is being latched too late (reading the third beat of data when expecting to read the second), then the DQS' signals are too far to the right and HCOFFx values of 0b0001 to 0b0111 should be used to shift DQS' to the left of the center until the correct data is read.

		ysi 481			ddi 60	res	S				DD	DR_	HC	CAL	-						D	yn	am	ic I	Me	mo	ory	/ C	on	tro	lle	r	
er ttings																																	
t	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1	09	8	7	6	;	5	4	3	2	1	0
	HCEN	reserved	reserved	HCPROG	SETALWAYS	re	se	rve	d										H	COI	FF	1	H	CC	)FF	0		reserved	H	CRI	NG		
set	0	?	0	0	1	0	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	)	?	0	0	0	0	0
		3	1										Ha 0 =	irdw = Ph	are ase	Ca e de	libra tect	or is	s di	sabl	ed.		ctor	En	able	ə:							
		30         —         —         reserved           29         —         —         reserved																															
															s de mo set imn sor v oftw eter alue fset e va mo EO elay	elay ode in I ned will vare min es s) c lue de RF]	th bit be ie cai																
		2	7			R	/W		SE	TAL	WA	YS	Th	is fi	eld	mus	t be	e pr	ogra	amn	nec	l to	0b1										
		26	:14			_	_			_	_		res	serv	ed																		

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.



			ica 10_			res	S				D	DR.	_HC	CAL	-						D	yna	mi	c N	len	nor	y C	on	tro	lle	r	
Jser Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HCEN	reserved	reserved	HCPROG	SETALWAYS	re	sei	rve	d										H	00	FF	1	H	00	FF	)	reserved	H	CRI	NG		
eset	0	?	0	0	1	0	0	0	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	0	0	0	0	0
		Bi	ts		4	Acc	es	S		Na	me		De	esc	rip	tio	n															
		9	:6			R	/W			HCC	DFF	0	ca Th (D 0b 0b 0b 0b Ha Pro ca Th (D 0b 0b 0b	libra e va DR_000 000 100 100 100 urdw ovid libra e va DR_000 000 100	attior alue $_DM$ 0 = 1 tc 0 = 1 tc vare attior alue $_DM$ 0 = 1 tc 0 =	a cir prc 1CIS 0 - 0 0b 8/8 0 0b Ca a fra prc 1CIS 0 - 0 0b 8/8	cuit ogra SR[( No 011 - N 1111 - N libra actic cuit ogra SR[( No 011 - N	The mm DR\ offs 1 = 1 o of nal onal . The mm DR\ offs 1 = 1 o of	ie of ned /]) * et (: 1/8 t ffset 9/8 0 0 0 ffs ned /]) * (: 1/8 t ffset	ffse into stro to 7 t (st ffse into ffse into co 7 t (st	t ra de COF be /8 - rob 5/8 t fo fror t ra de COF be /8 - rob	n the nge Ilay F1. cen Off: e ce 3 - O n the nge Ilay F0. cen Off: e ce 3 - O	is 1 ine sere set ( nte S[0 e va is 1 ine sere set ( nte	/8 t is C d) (mo red) (t (m /8 t is C d) (mo red)	o 1 )QS )ves ) oote det oo 1 )QS ves	5/8 ( [[1]] : strc es si erm 5/8 ( [0] : strc	of a = bbe rrob inec of a =	DD left e rij DD	of c ght o R d R d	ente of ce hai ata	eye er) ente eye eye	er) are
			5 :0			R	/W			HCI	– RNG	3	Ha Pro va rar DN	ovid lue nge /ICI	are es a dete if or SR[	ermi ne c PD\	(libration) linection $(libration)$ of the $(libration)$	atio l by e fo DM	n ra the llow	inge ph ving SR[(	e ar ase is DR	oun e det true V] + V] –	ecto HC	or is RN	s coi G	-	-				-	/

#### Table 10: DDR\_HCAL Bit Definitions (Continued)

### 1.9.5 DDR Write Strobe Calibration Register (DDR\_WCAL)

This register (Table 11, "DDR\_WCAL Bit Definitions") lets hardware calibration set the write-strobe delay lines. DDR\_WCAL controls external-memory bus strobes DQSx. If DDR\_WCAL[WCEN] is clear, Write strobes are calibrated automatically. This is the preferred default mode, but can be overridden using this register. If DDR\_WCAL[WCEN] is set, this mode is controlled by the fields described within this register *and* the DDR\_HCAL register.

The method used to calibrate the Write-strobe delay lines is set by the DDR\_HCAL register. Several of the fields in these registers are shared by both the Read and Write delay lines, specifically: DDR\_HCAL[HCEN], DDR\_HCAL[HCPROG], DDR\_HCAL[HCRNG]. The Write delay lines have an independent offset defined in the DDR\_WCAL[WCOFF] register. Unlike the Read strobes that can be programmed independently, all Write strobes are always programmed with the same values, which is why there is only one DDR\_WCAL[WCOFF] field and only one DDR\_WCAL[WSDLV] field.

					Ad 0 068		es	S				D	DF	<u>۲</u>	w	CA	L						D	) yı	nan	nic	M	en	nor	уC	0	ntro	olle	r	
Jser Settings																																			
Bit	31	30	29	2	8 27	7	26	25	24	23	2	22 21	2	0	19	18	17	16	15	14	1:	3 1:	2 1'	1	10 9	9	8	7	6	5	4	3	2	1	0
	WCEN	re	sei	r۷	ed						V	NSD	LV	/_	ST	ТА	US		re	se	rve	ed	M	vc	OF	F		re	sei	rve	d				
Reset	0	?	?	1	? ?	•	?	?	?	?	C	0 (	0		0	0	0	0	?	?	?	?	0		0	D	0	?	?	?	?	?	?	?	1
		В	its			A	cc	es	s		N	lame	e		De	esc	rip	tio	n																
		Bits       Access       Name       Description         31       R/W       WCEN       Write Calibration Enable: When set, the write strobe is delayed using delay lines instea falling clock edge. When set, the write strobe delay line mode controlled by the fields in this register as well as the DDR_HC register.         0 = Default mode: Strobe shifted using falling edge of clock.         1 = Strobe shifted using delay lines. Mode controlled by DDR register.         30:23       —       —														de is ICA	S L																		
		30	):23				_	_				_			res	serv	ed																		
		22	2:16				F	र				/SDL TATU			Ac Th	tual is v	del alue	ay e in	line clud	val les l	ue WC	set COF	by l F o	ha ffs	atus rdwa et. 7 ] fiel	are This	for s fie	bc	oth D	ÓQS				bes	
		15	5:12				_	_							res	serv	ed																		
		1	1:8				R/	W			W	/COF	F		Th set to (DI Se fiel	tting tern 15/8 DR_ ctio Id.	eld J DE nine 3. T _DN n 1.	is e DR_ d b he 1CI 7.3	nab HC y th /alu SR[(	AL[ e h e p OR nis f	HC ard rog V]) ield	EN Iwai Iwai Iran * W d is	. P ime ime CO simi	rov alil ed i DFF ila	iardv vide: brati into F. Fc r to r to	s a ion the or a Rea	fra cire de de de	ctic cuit elay eriva	onal t. Th / line atior	offs ne o e is n of	set ffso DC thi	fron et ra QS[0 s fo	n thi inge ] = rmu	e va e is la, :	1/8 see
															0b 0b	000 100	1 - 0 =	0b0 8/8	111 - N	= 1 lo o	l/8 ffse	to 7 et (s	/8 - trot	o oe	ente ffse cen Offse	t (n tere	nov ed)							,	r)
		7	<b>'</b> :0				_	_				_			res	serv	ed																		

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

# 1.9.6

# Dynamic Memory Controller Interrupt Enable Register (DMCIER)

The DMCIER is the Interrupt Enable register (Table 12, "DMCIER Bit Definitions") for all of the DMC interrupts. The status bit corresponding to an interrupt is set in the DMCISR register regardless of the enable bit state.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.



		nys 481				res	S				DN	ICI	ER								Dy	yna	mi	c N	ler	nor	уC	on	tro	lle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ERCI	EORF	EDLP	re	ser	ve	d																									
Reset	0	E D C							?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
		Bi	its		4	Acc	es	S		Na	me		De	sc	rip	tio	n			1												
		3	81			R	/W			EF	RCI		0 =	EF	RCI	terru inte inte	rrup	ot di	sab	led												
		3	80			R	/W			EC	RF		0 =	EC	DRF	nge inte	erru	pt d	lisa	blec	ż	Inal	ole:									
		2	29			R	/W			EC	DLP		0 =	ED	DLP	es P inte inte	erru	ot d	isat	bled	l	rupt	En	able	e:							
		28	3:0			_	_			_	_		res	erv	ed																	

## Table 12: DMCIER Bit Definitions

# 1.9.7 Dynamic Memory Controller Interrupt Status Register (DMCISR)

The DMCISR is the Interrupt Status register (see Table 13) for all of the DMC interrupts. This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

		ys 48			dd 78	res	S				DN	ICI	SR								Dy	/na	mi	сN	len	nor	уC	Cor	tro	lle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RCI	ORF	DLP	PC	01	DE				1	NC	:0[	DE		1	1	1	PC	v	1					SLFREF		RV					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts			Acc	es	S		Na	me		De	esc	rip	tio	n															
		3	1		R	/Wri Cl	te 1 ear	to		R	CI		Re RC NC 0 = 1 =	sist CON COE = No = R	1P[F )E fi o RC	con RCF elds CON VP	nper RNG s. /IP i inte	nsat i]. T nter rrup	he rup ot g	new t	va	lue	can	be	rea	d fr	om	ang the DDE	PĊ	DD	E ar	nd

#### Table 13: DMCISR Bit Definitions

		Image:														olle	er															
User Settings																																
Bit	31	30	29	-			25	24	23	22	21	20	19	18	17	16	15			12	11	10	9	8	7	6	5	4	4 3	2	1	0
	RCI	Image:																														
Reset	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			0		0 0	0	0	0
		Bi	its			Acc	es	S		Na	me		De	esc	rip	tio	n															
			50		ĸ			lŪ		Or	ХГ		0 = DE 1 = DE va	= Ph DR_ = Ph DRE lue	ase HC/ ase _H( exis	e det AL[H e det CAL sts in	ect ICF tect [HC	ion RNG ion CRN VCI	has 6] si fou IG] SR	ince nd a sinc [OR	e thi a va ce ti tV].	s st alue his s	atus out stat	s bit : of t us b	the bit v	as la e rang was l	st o ge : ast	spe cle	ared. ecifie	d in		
		2	29		R			to		DL	_P		0 = cle 1 =	= De are = De	elay d. elay	line line	s h	ave ave	no be	t be en p	en prog	proç gran	grar nme	nme ed b	ed y⊦	by H HC si	C s nce	sinc e th	ce thi nis bi	t wa	IS	is
		28	:22				R			PCC	DDE	•	Us	ed I	oy s		-					-							-		)	
		21	:15				R			NCC	DDE	Ē	Us	ed I	oy s							-							-		D	
		14	1:8				R			P	ΟV		Va de	lue tect	dete or is	ermi	nec able	d by ed.	ex Reg							tecto rdles			n the	pha	ase	
		•	7		R	/Wri CI	ite 1 ear	to		SLF	REI	=	lf s <b>NC</b> 0 =	set, <b>DTE</b> = Dy	clea Do ma nar	oes ana nic r	i thi not gen ner	is bi ove nent nor	it ta erric t un y co	de s lit. ontre	elf- olle	refre r is	esh not	mo in s	de elf	of se initia -refre resh	itec esh	l by m	y the ode.			
		6	:0				R			OF	۲V		Va	lue	dete		nec	d by	ex							tecto DDR <u>.</u>		-				ən

### Table 13: DMCISR Bit Definitions (Continued)


# 1.9.8 Delay Line Status Register (DDR\_DLS)

The read-only Delay Line Status register (Table 14, "DDR\_DLS Bit Definitions") monitors the delay-line values on strobes DQSx. DDR\_DLS contains calibration information for controlling the external-bus delay lines and DQSx.



The values in fields SSDLVx are always identical to the values programmed into the delay lines, regardless of programming by hardware. The delay value is the number of delay elements selected in the delay lines.

This is a read-only register. Ignore Reads from reserved bits.



## Table 14: DDR\_DLS Bit Definitions

1.9.8.1 External Memory Pin Interface Control Register (EMPI)

The EMPI register (see Table 15) controls the external-memory pin-interface (EMPI) module.

			ica   0_			res	S		•	1	EN	/PI	-	1	1	1	•	1	1	1	Dy	na	mi		len	nor	уС	on	tro	lle	r	
ser ettings																																
it	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD_DQS	PW_DQN	SCHM_CMD	SCHM_DMEM_EN	reserved	SETALWAYS	re	ser	ve	d																						
eset	0	0	0	0	?	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	1
										_			0 = SE po 1 =	= W RA wer = W	eak M. <sup>-</sup> eak	pull This pull	ldov s set Idov	vn o ting vn a	pro pro	ena ovide iys e	able es t enal	d wi he b	hen best I. Tł	DC pei	QS i rfor setti	s no	ot dr nce prov	ive in te /ide	erm: s th	s of e m	sav	/in
		3	0			R/	Ŵ		F	W_	_DQ	N	0 = no 1, en 1 =	= Eif t be the able = We	ther ing pull ed. eak	the driv up i: pull	en k s er	ak p by th nable pulle	oullu ne D ed.	up o MC If th	r pu an e la	ılldc d SI st v	own DRA alue	is é AM. è dri	enal If th iver	ids bled ne la n wa d. Th	ist v is a	alu 0, t	e dr he p	iver bullo	n wa low	as ni
		2	9			R/	W/		SC	н	1_C	MD	Th Sc rej de 0 =	e co hmi ecti lay. = Sc	omn tter on f :hmi	nan mo or tl	d pa de e	ads enat bad ers	con bles inpu disa	sist Scl ut re able	of t hmi ceiv	he S dt tr	SDF igge	RAN ers,	/I ac wh	Pac Idre ich pens	ss a prov	vide	e no	ise		
		2	8			R/	Ŵ		SC		1_D _EN		Sc pro inc 0 =	hmi ovid rea = Sc	tter e no sing hmi	mo oise g inp idt t	reje out o rigg	enat ectio dela ers	oles on fe y. disa	s Sci or th able	hmi ne p d fo	dt tr ad i or pa	igge npu ad ir	ers it re	for t ceiv	VIC the vers ceive	at ers					f
		2	7			_	_			-			res	serv	ed																	
		2	6			R/	/W		SE	TA	LWA	YS	Μι	ıst k	be p	rog	ram	med	d wi	th 0	b1											
		25	5:0			_	_			_	_		res	serv	ed																	

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.



## 1.9.8.2 Rcomp Control Register (RCOMP)

The Rcomp Control register (Table 16, "RCOMP Bit Definitions") is similar in concept to the SDRAM Refresh Control register, MDREFR. Both registers use a counter clocked off of a 13-MHz clock to initiate events, and both registers contain an identical software mechanism for initiating their respective events.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

			Ρ			Ad 0_01	dres 100	s						I	RC	ОМР	2							Dy	nar	nic	Men	nory	/ C(	on	tro	ller		
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	4 1	3	12	1	1 10	9	8	7	6	5	4		3	2	1	0
	SWEVAL	UPDATE		R	CRN	IG		SETALWAYS	r	ese	rve	ł											F	EI										
Reset	0	0	0	0	0	0	0	0	?	?	?	?	0	0	0	0	0	0	D	0	0	0	0 0	0	0	0	0	0	0		0	0	0	0
		Bi	ts		4	۱cc	es	5		Na	me		De	SCI	ip	tio	n																	
		3	1			R/	Ŵ		S	SVVE	EVA	L	1 = 0 = <b>NO</b>	Init Ha TE:	iate s n Th co Se	es a o ef nis b mpl etting	n R( fect. it is ete.	CC au VE	DMI utoi EVA	Pe ma	eval itica per	ua ally for	eque ation / clea rms t s.	cyc arec	l by									
		3	0			R/	Ŵ		L	JPC	ΦΑΤΕ	=	Sof Sle 1 = with Sle 0 =	WR The hth WR Ha	re i e D e va egi s n : Th	ister MC alue ister o ef	s ha initi s pr s. fect. it is	ave ate og	e b es a grar	eel a E mm	n uj EMF ned	pd Pl I in	e the lated NOP the y clea	cy Pro	cle a grai	and mm	pro able	grar Bu	ns ffer	the S	e E trer	MP ngth	l pa n an	ads nd
		29	:25			R/	Ŵ		F	RCF	RNG	•	If R RC Ne <sup>o</sup> Ne <sup>o</sup> Ne <sup>o</sup>	CO OM w R w R w R w R	MF CO CO CO CO Th an	P inte value MP MP MP MP MP ne pr nd th RCF	e fal PC PC NC NC roce	pt Is O[ O[ O[ SS M( is	is e OE DE DE DE sor CIE	ena ≥ of ≥ [ ≤ [ ≥   ≤   ≤   ≤   ≤   ≤	able the DM DM DM DM inte ER 0 0,	ed, er Cli Cli Cli Cli Cli Cli Cli Cli	e ange SR[F SR[F SR[I SR[I SR[I SR[I bit ne pr	sp PCC PCC NCC NCC I if 1	ecif DE DE DE DE DE the et.	ied i ] + I ] - F ] + I ] - F new	n th RCF RCF RCF RCF Val	iis fi NG NG NG NG ues	eld 5 are	e o	out	of ra	ang	le
		2	4			R/	W/		SE	TAL	WA	YS	Mu	st b	e p	rogi	amr	ne	ed ۱	witl	h 0ł	o1												
		23	:20			-	_			_	_		res	erve	ed																			

#### Table 16: RCOMP Bit Definitions

			Ρ			Ado 0_01		SS							RC	OMF	)						Dy	nan	nic N	/lem	ory	Co	ntro	ller		
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SWEVAL	UPDATE		R	CRN	IG	1	SETALWAYS	r	ese	rve	d		1	I	1	1	1	1	1	1	R	EI			I	1	1	1	1	1	
Reset	0	0	0	0	0	0	0	0	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Bi	ts		4	٩cc	es	s		Na	me		De	sc	rip	tio	า															
		19	9:0			R/	Ŵ			R	EI		The cyc NC	e nu cle is DTE:	umb s in : Do de	itiate no bug	f 13 ed b t pro or o	s-MH y ha ogra eval	Hz c ardv am a luati	loci vare any ion	e. nun purp	nbei Dose	r < ( es.	)x5(	) (~	1.2	t R0 5 m cle	s) e	xce	pt fc	or	ion

## Table 16: RCOMP Bit Definitions (Continued)

# 1.9.9 Programmable Buffer Strength and Slew Registers

The registers in this section are designed to be updated dynamically update the DMC output drivers.

#### Note

If RCOMP is not needed, the registers in the section can be updated statically without RCOMP enabled as long as RCOMP[UPDATE] is set after the PAD\_XX registers are programmed.

The output drivers are not updated with the settings of these registers unless RCOMP[UPDATE] is set. RCOMP[UPDATE] forces four NOP cycles on the EMPI interface, creating a safe time in which the pad cell drivers can be updated.

# 1.9.10 PAD\_MA Strength and Slew Settings Register (PAD\_MA)

This register (see Table 17) controls the impedance and slew rate of the MA<15:0> output drivers. This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.




			ica 10_			res	S				PA	D_	MA	1							Dy	/na	mi	сN	len	nor	уC	on	tro	lle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	P	00	DE	-	-	-		reserved	NC	0	DE	-	-	-	-	re	ser	ve	d	P	SLE	W		re	se	rve	d	N	SLI	ĒW	
Reset	?	0	1	0	0	1	0	1	?	0	1	0	1	0	0	0	?	?	?	?	1	0	0	0	?	?	?	?	1	1	0	0
		В	its			Acc	es	S		Na	me	9	De	sc	rip	tio	n												_	_		
		3	31			_	_			_	_		res	serv	ed																	
		30	:24			R/	W			PC	DD	Ξ	P t	ran	sisto	or st	tren	gth	coc	le												
		2	23			_	_			_	_		res	serv	ed																	
		22	2:16			R/	W		1	NC	DD	Ξ	N 1	ran	siste	or s	tren	gth	coc	le												
		15	:12			_	_			_	_		res	serv	ed																	
		1	1:8			R/	W			PSL	EV	V	P t	ran	sisto	or sl	lew	rate	e co	de												
		7	':4			_	_			_	_		res	serv	ed																	
		3	:0			R/	W			NSL	_EV	V	N	ran	siste	or s	lew	rate	e co	de												

## Table 17: PAD\_MA Bit Definitions

# 1.9.11 PAD\_MDMSB Strength and Slew Settings Register (PAD\_MDMSB) (PXA32x processor only)

This register controls the impedance and slew rate of the EMPI interface MD[31:15] MSB bus pads. The pad-cell drivers are not updated with the settings of these registers unless RCOMP[UPDATE] is set. See Section 1.9.8.2 for more information about RCOMP[UPDATE].

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.



## Table 5-1. PAD\_MDMSB Bit Definitions (Sheet 1 of 2)

			Ρ	hys 0x		al <i>A</i> 310 <sub>-</sub>			<b>S</b> S						PA	D_N	IDN	ISB						D	ynai	nic	Me	mc	ory	Co	ntrc	oller		
User Settings																																		
Bit	31	30	29	28	2	27 2	26	25	24	23	22	21	20	19	18	17	16	15	1	4 13	12	1	1 10	) 9	8	7	' (	5	5	4	3	2	1	0
	reserved		1	P	C	ODE	=			reserved		1	N	COI	DE	1	1	r	es	serve	d		PS	LE	w		res	ser	vec	t		NSI	_EW	1
Reset	?	0	1	0		0	1	0	1	?	0	1	0	1	0	0	0	?	7	??	?	1	0	0	0	1		?	?	?	1	1	0	0
		в	its			Α	сс	ess	;		Na	me				1	1	1				[	Desc	rip	tion							1		
		22	:16		F	R/W				NC	OD	E		N t	rans	sisto	r str	eng	th	cod	9													
		15	:12				-	_			_	_		res	erve	ed																		
		11	:8		F	R/W				PS	LEV	V		Ρt	rans	isto	r sle	ew ra	ate	e coc	е													
		7	:4				-	_			_	_		res	erve	ed																		
		3	:0		F	R/W				NS	LEV	V		N t	rans	sisto	r sle	ew r	ate	e coo	e													

### Table 5-1. PAD\_MDMSB Bit Definitions (Sheet 2 of 2)

# 1.9.12 PAD\_MDLSB Strength and Slew Settings Register (PAD\_MDLSB)


This register (Table 18, "PAD\_MDLSB Bit Definitions") controls the impedance and slew rate of the MD<15:0>, DQM<3:0>, and DQS<3:0> output drivers.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

			ica 10_			res	S				PA	D	_M	DL	SB	3							Dy	na	mi	C	Мe	m	or	y (	Coi	ntr	o	lleı	r	
User Settings																																				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	) 19	18	1	7 1	16	15	1	4 1:	3 1:	2	11	10	9	8	7		6	5	4	3	3	2	1	0
	reserved	PC	:01	DE		1			reserved	NC	0	DE						re	se	erve	d		PS	LE	W		r	es	sei	ve	∍d	ľ	NS	6LE	W	1
Reset	?	0	1	0	0	1	0	1	?	0	1	0	1	0	0	) (	D	?	?	??	?		1	0	0	0	?	•	?	?	?	1	1	1	0	0
	Bi	ts		1	Ac	ce	SS		Na	me	•		D	esc	ri	pti	or	n	_																1	1
		Э	31			_	_			-	_		re	ser	vec	b																				
		30	:24			R/	W		F	PC	DD	Ξ	Ρ	trar	nsis	stor	st	ren	gtl	h co	de															
		2	23			_	_			-			re	serv	vec	b																				
		22	:16			R/	W		1	1C	ODI	Ξ	N	trar	nsi	stor	r st	ren	gt	h co	de															
		15	:12			_	_			-	_		re	ser	vec	b																				
		11	1:8			R/	W			PSI	_EV	V	Ρ	trar	nsis	stor	sl	ew	ra	te c	ode															
		7	:4			_	-			-	_		re	ser	vec	d																				

## Table 18: PAD\_MDLSB Bit Definitions





#### Table 18: PAD\_MDLSB Bit Definitions (Continued)

# 1.9.13 PAD\_SDRAM Strength and Slew Settings Register (PAD\_SDRAM)

This register (see Table 19) controls the impedance and slew rate of the nSDCAS, nSDRAS, nSDWE, SDMA10, and SDCKE output drivers.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

		nys 48′				res	S				PA	D_	SD	RA	M						Dy	yna	mi	сN	len	nor	уC	on	ntro	lle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	PC	:0[	DE	-	-	-	-	reserved	NC	01	DE	-	-	-	-	re	ser	ve	d	P	SLE	W	-	re	se	rve	d	N	SLI	EW	
Reset	?	0	1	0	0	1	0	1	?	0	1	0	1	0	0	0	?	?	?	?	1	0	0	0	?	?	?	?	1	1	0	0
	Bi	ts			Ac	ce	ss		Na	me	)		De	sc	rip	tio	n															
		3	81			_	_			_	_		res	erv	ed																	
		30	:24			R/	W/			PCC	DDE	Ξ	Ρt	ran	sisto	or st	ren	gth	coc	le												
		2	23			_	_			_	_		res	erv	ed																	
		22	:16			R/	w/w		1		DD	Ξ	N t	ran	siste	or s	tren	gth	coc	de												
		15	:12			_	_			_	_		res	erv	ed																	
		11	1:8			R/	/W			PSL	EV	V	Ρt	ran	sisto	or sl	ew	rate	e co	de												
		7	:4			_	_			_	_		res	erv	ed																	
		3	:0			R/	/W		1	NSL	_EV	V	N t	ran	siste	or s	lew	rate	e co	de												

#### Table 19: PAD\_SDRAM Bit Definitions

## 1.9.14 PAD\_SDCLK Strength and Slew Settings Register (PAD\_SDCLK)

This register (see Table 20) controls the impedance and slew rate of the SDCLK<1:0> output drivers.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.

			ica 10_			res	S				PA	\D_	SC	CL	ĸ		_				Dy	yna	mi	c N	len	nor	y C	on	tro	lle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	PC	00	DE	-				reserved	NC	0	DE		-		-	re	ser	ve	d	P	SLE	ĒW		re	se	rve	d	N	SLI	ĒW	
Reset	?	0	1	0	0	1	0	1	?	0	1	0	1	0	0	0	?	?	?	?	1	0	0	0	?	?	?	?	1	1	0	0
	Bi	ts			Ac	ce	SS		Na	me	)		De	sc	rip	tio	'n	1		1		1										
		3	81			_	_			_	_		res	serv	ed																	
		30	:24			R	/W			PC	DD	Ξ	P 1	ran	siste	or s	tren	gth	coc	le												
		2	23			-	_			_	_		res	serv	ed																	
		22	:16			R	/W			NC	DD	Ξ	N	ran	sist	ors	tren	gth	coc	de												
		15	:12			_	_			-	_		res	serv	ed																	
		11	1:8			R	/W			PSL	EV	V	P t	ran	siste	or sl	ew	rate	e co	de												
		7	:4			_				_	_		res	serv	ed																	
		3	:0			R	/W			NSI	_EV	V	N	tran	sist	or s	lew	rate	e co	de												

#### Table 20: PAD SDCLK Bit Definitions

# 1.9.15

# PAD\_SDCS Strength and Slew Settings Register (PAD\_SDCS)

This register (see Table 21) controls the impedance and slew rate of the SDCSx output drivers.

This is a read/write register. Ignore Reads from reserved bits. Write 0b0 to reserved bits.



	Physical Address 0x4810_0124					PAD_SDCS						Dynamic Memory Controller																				
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	PC	200	DE	-	-	-	-	reserved	NC	:01	DE	-	-	-	-	re	ser	ve	d	PS	<b>SLE</b>	w		re	Se	rve	d	N	SLI	ĒW	
Reset	?	0	1	0	0	1	0	1	?	0	1	0	1	0	0	0	?	?	?	?	1	0	0	0	?	?	?	?	1	1	0	0
	Bi	ts		1	Ac	ce	SS		Name			Description																				
		3	31			_	_		_			reserved																				
		30	):24			R/	W/				DDE	Ξ	P transistor strength code																			
		2	23			_	_			— reserved																						
		22	2:16			R/	W/		NCODE				N transistor strength code																			
		15	5:12			_	_			_	_		res	erv	ed																	
	11:8				R/	W/		PSLEW			P transistor slew rate code																					
	7:4				_	_			_	_		res	erv	ed																		
		3	8:0			R/	W/		1	NSL	EV	V	N t	ran	siste	or s	ew	rate	e co	de												

## Table 21: PAD\_SDCS Bit Definitions

# 2 Static Memory Controller

The PXA32x, PXA31x, and PXA30x processors (referred to as "the processor" through this chapter) have three separate external memory controllers on two separate external interfaces, which are described in three separate chapters.

# 2.1 External Memory Pin Interface (EMPI)

The EMPI is a 32-bit high-speed memory interface on the PXA32x processor, and a 16-bit highspeed memory interface on the PXA30x and PXA31x processors. The EMPI is also used by the Dynamic Memory Controller. The EMPI has all data and control signals required to interface to Double Data Rate (DDR) SDRAM.

# 2.1.1 Dynamic Memory Controller (DMC)

The Dynamic Memory Controller (DMC) supports JEDEC-compliant Low-Power DDR SDRAM. Refer to the Dynamic Memory Controller chapter in this volume for more information on the DMC.

# 2.2 Data Flash Interface (DFI)

The DFI is shared between the NAND Flash Controller (NFC) and the Static Memory Controller (SMC). It is a 16-bit interface with multiplexed address and data signals on the DF\_IO<15:0> pins. Two sets of control signals are shared between the NFC and SMC.

- Address Latch Enable (ALE) and Write Enable (nWE) on the DF\_ALE\_nWE pin.
- Command Latch Enable (CLE) and Output Enable (nOE) on the DF\_CLE\_nOE pin

The NFC also has two additional control signals (Read Enable (nRE) and Write Enable (nWE)) that are not shared with the SMC. The NFC and SMC also have separate chip selects independent of each other.

# 2.2.1 NAND Flash Controller (NFC)

The NAND Flash Controller (NFC) supports large- and small-block, 8-bit and 16-bit NAND flash devices. Refer to the NAND Flash Controller chapter in this volume for more details on the NFC.

# 2.2.2 Static Memory Controller (SMC)

The Static Memory Controller (SMC) maintains multiple static-memory types, such as synchronous and asynchronous flash devices, SRAM, SRAM-like variable-latency IO devices (VLIO) and compact Flash (PXA32x processor only).

# 2.3 Overview

This section describes the external static memory interface structures and static memory-related registers maintained by the PXA3xx Processor Family.



# 2.3.1 PXA3xx Processor Differences

Table 22 shows the Static Memory Controller differences among the PXA32x, PXA31x, and PXA30x processors.

 Table 22:
 PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
Compact Flash Support	Not Supported	Not Supported	Supported
Chip Selects	4 (nCS<3:0>)	4 (nCS<3:0>)	2 (nCS<3:2>)
Latched Addressing Mode	Supported	Supported	Not Supported
Extenal DMA Request signal	Not Supported	Supported	Supported

# 2.4 Features

The SMC provides the following features:

- Interface to SRAM-like devices, variable latency I/O (VLIO) devices, and various types of execute-in-place (XIP) flash (including synchronous and asynchronous) and PC Card/Compact Flash (PXA32x processor only)
- Managed NAND devices (NAND devices with NOR flash/SRAM interface) including Samsung OneNAND\* and SanDisk Mobile Disk on Chip\* (mDOC).
- Each partition has a 28-bit logical address (with byte significance). For some of these devices, the space in the memory map may not be sufficient to use this range. For such situations, the address is padded with zeros. For more information on the SMC memory map, refer to Table 26, "Latched Address Signals".
- nCS0 and nCS1 support asynchronous flash, SRAM, VLIO, and synchronous flash (synchronous Reads and asynchronous Writes).
- nCS2 and nCS3 support asynchronous flash, SRAM, VLIO, synchronous flash (Reads and Writes) and synchronous (Reads and Writes) flash-type companion chips

# 2.4.1 AA/D Memories

The term "AA/D" refers to the way addresses and data are supplied to the external memory devices, and to the number of cycles on the DFI bus (DF\_IO<15:0>) to produce an access. In AA/D multiplexed mode, no dedicated address pins are used; instead, two additional address cycles are provided before the data cycle. The upper address and tranceiver control signals are latched using nLUA (high-order addresses). The lower 16 address signals are latched using nLLA (low-order addresses).

# 2.4.2 Non-AA/D Memories

The SMC is optimized to operate with AA/D multiplexed memories, but non-multiplexed devices can be maintained using external address latches. The SMC can use two external latches to hold the address value that is sent out in two cycles on the data bus and latched with the nLUA and nLLA signals. This process maintains non-address/data multiplexed parts.

An optional "Latched Addressing Mode" is also maintained where the address lines are provided on separate GPIO pins. The same upper and lower address cycles are still sent out on the DFI bus, while the address signals are latched on the GPIO pins using the nLUA and nLLA signals.

# 2.5 Signal Descriptions

Table 23 describes the input and output signals from the SMC. Only signals used by the SMC are listed. DMC and NFC signals can be found in their respective chapters.

Ball Name	Signal Name	Direction	Description
Arbitrated DFI S	ignals	1	
DF_IO<15:0>	DF_IO<15:0>	Input/Output	Bidirectional DFI data/address bus
DF_ALE_NWE	DF_nWE	Output	Write enable (PXA30x and PXA31x processors only)
DF_ALE_NWE1 and DF_ALE_NWE2	DF_nWE	Output	Write enable (PXA32x processor only)
DF_ALE_NOE	DF_nOE	Output	Output enable
Non-Arbitrated	OFI Signals		
DF_SCLK_E	DF_SCLK	Output	Output clock for synchronous accesses <b>NOTE:</b> The Application Subsystem Clock Control Unit provides the clock for the SMC through the Application Subsystem Clock Control Register (ACCR[SMCFS]). This clock is then divided using the MEMCLKCFG[DF_CLKDIV] register to output the correct frequency.
GPIO4 GPIO3	nCS3 nCS2	Output	Chip selects (PXA32x processor only)
GPIO2 GPIO1 nCS1 nCS0	nCS3 nCS2 nCS1 nCS0	Output	Chip selects (PXA30x and PXA31x processors only)
nLUA	nLUA	Output	Latch upper address Used to latch the high-order address bits during the upper address cycle.
nLLA	nLLA	Output	Latch lower address Used to latch the low-order address bits during the lower address cycle.
DF_ADDR<3:0>	DF_ADDR<3: 0>	Output	Low-order address bits Used as the lowest four address bits during an asynchronous burst transfer of the values in the lower address cycle on the DF_IO<15:0> pins.
nBE<1:0>	nBE<1:0>	Output	Data byte enable nBE<0> corresponds to DF_IO<7:0> nBE<1> corresponds to DF_IO<15:8> 0 = Do not mask out corresponding byte 1 = Mask out corresponding byte

 Table 23:
 Static Memory Controller External Signal Descriptions



## Table 23: Static Memory Controller External Signal Descriptions (Continued)

Ball Name	Signal Name	Direction	Description
GPIO2	RDY	Input	Variable-Latency I/O Ready signal for inserting wait states. (PXA32x processor only) 0 = Wait 1 = VLIO is ready
GPIO0	RDY	Input	Variable-Latency I/O Ready signal for inserting wait states. (PXA30x and PXA31x processors Only) 0 = Wait 1 = VLIO is ready
nXCVREN	nXCVREN	Output	External transceiver enable (PXA32x processor Only) This signal can be used to enable an external transceiver. It is asserted along with the Output Enable (nOE) pin during read accesses and one DF_SLCK cycle before the Write Enable (nWE) pin during write accesses. 0 = Enable transceiver 1 = Disable transceiver
GPIO2	nXCVREN	Output	External transceiver enable (PXA30x and PXA31x processors Only) This signal can be used to enable an external transceiver. It is asserted along with the Output Enable (nOE) pin during read accesses and one DF_SLCK cycle before the Write Enable (nWE) pin during write accesses. 0 = Enable transceiver 1 = Disable transceiver
A31 (DF_IO<15>) during the nLUA address cycle	RDnWR	Output	<ul> <li>Used to determine which direction the transceiver operates.</li> <li>0 = Indicates a write. The transceiver drives towards the external devices.</li> <li>1 = Indicates a read. The transceiver drives toward the PXA3xx Processor Family.</li> </ul>
GPIO0	DREQ	Input	Static Memory Controller DMA request line (PXA32x processor only) The external SMC chip asserts the DREQ signal when a DMA transfer is required. The DREQ signal must remain asserted for four DF_SCLK cycles to allow the DMA Controller to recognize a low-to-high transition.
GPIO0	DREQ1	Input	Static Memory Controller DMA request line (PXA31x processor only) The external SMC chip asserts the DREQ signal when a DMA transfer is required. The DREQ signal must remain asserted for four DF_SCLK cycles to allow the DMA Controller to recognize a low-to-high transition.
GPIO1	DREQ2	Input	Static Memory Controller DMA request line (PXA31x processor only) The external SMC chip asserts the DREQ signal when a DMA transfer is required. The DREQ signal must remain asserted for four DF_SCLK cycles to allow the DMA Controller to recognize a low-to-high transition.

Ball Name	Signal Name	Direction	Description
GPIO2	DREQ3	Input	Static Memory Controller DMA request line (PXA31x processor only) The external SMC chip asserts the DREQ signal when a DMA transfer is required. The DREQ signal must remain asserted for four DF_SCLK cycles to allow the DMA Controller to recognize a low-to-high transition.
PC Card Cont	rol Signals (Nor	n-Arbitrated	DFI) (PXA32x processor only)
GPIO5	nPIOR	Output	Card interface I/O space output enable
GPIO6	nPIOW	Output	Card interface I/O space write enable
GPIO7	nIOIS16	Input	Card interface input from I/O space telling size of data bus. 0 = 16-bit I/O space 1 = 8-bit I/O space
GPIO8	nPWAIT	Input	Card interface input for inserting wait states. 0 = Wait 1 = Card is ready
A30, nLUA A29,nLUA	nPCE<2:1>	Output	Byte Lane enable for the card interface nPCE1 - DF_IO<7:0> enable nPCE2 - DF_IO<15:8> enable These signals are not provided as separate pins. Instead they are multiplexed onto the data bus and held in external latches like the address signals. See Section 2.7. nPCE1 signal is latched during nLUA assertion as A29 (DF_IO[13]). nPCE2 signal is latched during nLUA assertion as A30 (DF_IO[14]).
A26, nLUA	nPREG	Output	Serves as the card interface address bit <26> and selects register space (I/O or attribute) versus memory space This signal is not provided as a separate pin. Instead it is multiplexed onto the data bus and held in external latches like the address signals. See Section 2.7. This signal is latched during nLUA assertion as A26 (DF_IO[10]).

## Table 23: Static Memory Controller External Signal Descriptions (Continued)

# 2.6 Operation

The SMC is used to connect to external memory devices through the DFI bus. This section details the architecture of the SMC and how it is configured for different memory types.

# 2.6.1 Transfer Processing Order

Memory requests are placed in a four-deep processing queue for each initiator source, for example, the core or the system buses, and processed in the order they are received from each source. No out-of-order processing is performed. Multiple requests are always processed in the order received independent of which initiator sent the request. For more information, refer to the Memory Switch chapter in Volume I.

## 2.6.1.1 Frequency Change

Follow these requirements when changing the SMC fequency and DF\_SCLK frequency:



- When decreasing frequencies from 208 MHz (ACCR[SMCFS] = 0b101) to 104 MHz (ACCR[SMCFS] = 0b010), the SMC frequency (ACCR[SMCFS]) must be lowered first, followed by the clock divisor (MEMCLKCFG[DF\_CLKDIV]).
- When increasing frequencies from 104 MHz (ACCR[SMCFS] = 0b010) to 208 MHz (ACCR[SMCFS] = 0b101), the clock divisor (MEMCLKCFG[DF\_CLKDIV]) must be changed first, followed by the SMC frequency (ACCR[SMCFS]).
- When changing the DF\_SCLK to a different frequency (52 MHz to 19.5 MHz), the SXCNCFG, MSCx, and SXCNFG registers must be changed to match the external device timing requirements.
- This change in frequencies must occur while the SMC is idle and no accesses are occuring.

# J

Note

For more information on frequency changes and the Application Subsystem Clock Configuration Register (ACCR), refer to Chapter 6 "Clock Controllers and Power Management" in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* 

# 2.6.2 Reset

At reset de-assertion, all SMC registers default to their reset values. They must be configured appropriately, depending on which devices the memory controller is interfacing to, before any accesses can be performed. Refer to Section 2.6.8 for the proper sequence of programming the SMC registers.



#### Note

Refer to the *PXA3xx Processor Boot ROM Reference Manual* for more information on the requirements for booting from an SMC chip select.

# 2.6.3 Memory Map

The SMC has four separate partitions that are shown in Table 24. For more infomation on the PXA3xx Processor Family memory map, refer to the Memory Map chapter in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual.* 

Name	Address Region
nCS0	0x0000_0000-0x0FFF_FFFF (256 Mbyte) (PXA30x and PXA31x processors only)
nCS1	0x3000_0000-0x3FFF_FFFF (256 Mbyte) (PXA30x and PXA31x processors only)
nCS2	0x1000_0000-0x13FF_FFFF (64 Mbyte)
nCS3	0x1400_0000-0x17FF_FFFF (64 Mbyte)
Card Memory	0x2000_0000-0x2FFF_FFFF (256 Mbyte) (PXA32x processor only)

## Table 24: Static Memory Controller Address Map

# 2.6.4 Memory Interface Options

The memory type on a particular chip select is configured by the CSADRCFGx, MSCx and SXCNFGx registers for that chip select.

## 2.6.4.1 Restrictions on Chip-Select Use

Each chip select can be configured for *any* of the legal memory types defined by CSADRCFG[INFTYPE]. No checking is performed to ensure that a particular memory type is allowable on the chip select for which it is configured. When using two flash devices on separate chip selects, both chip selects must be configured identically with the same size and frequency.



## Note

The restriction on flash devices does not stop nCS2 being flash and nCS3 being a non-flash device. It merely states that if both are flash, then they must be identical.

## 2.6.4.2 DFI Transceiver Control

External transceivers can be used for each address latch phase (nLUA/nLLA) on latches positioned between the PXA3xx Processor Family and external devices controlled. The transceivers are controlled using the nXCVREN and RDnWR signals. When using multiple SMC devices, the transceiver should be enabled only when the connected device is being accessed.

# 2.6.5 Types and Sizes of Memory Accesses

The SMC can generate only certain types of memory access. No accesses can cross an aligned 32-byte boundary. On a 16-bit data bus, each full-word access becomes two half-word accesses, with address bit 1 always starting at 0.

# 2.6.6 Byte Enables and Byte Address

The PXA3xx Processor Family calculates 28 bits of byte address for accesses of up to 256 MB per chip select (nCS0 and nCS1). For nCS2 and nCS3 chip select address accesses up to 64 MB, the upper bits are not used and are held zero. This byte address is then formatted to be sent out in two parts, according to the programming of the Address Configuration Registers (CSADRCFGx).

Table 25 shows the least significant bit of the logical address. This address may not actually come out of the chip, depending on the setting of CSADRCFGx[ADDRBASE]. For example, if set to 0b01, then the least significant address sent out would be address <1>.

Where the byte address is of no concern, the lowest bit can be truncated (by not connecting the address at the system level or by using the CSADRCFGx controls). For all Reads, the byte address bits are 0. For Writes, the byte address bits are summarized in Table 25.



#### Note

The SMC maintains byte addressing but not byte interfaces.



nBE<1:0>	Addr<0>
00	0
10	0
01	1
11	0

### Table 25: 16-Bit Byte Address Bit Based on nBE<1:0>

## 2.6.6.1 Aborts and Nonexistent Memory

Accesses to or from unpopulated memory locations are not detected in hardware. When no memory is selected on a Read, indeterminate data is returned.


Reads and Writes to or from the unoccupied portion are processed as if the memory occupies the entire allocation of the memory partition if a memory is not occupying all allocated megabytes of a partition but is occupying only a portion. This memory processing is true for any memory type.

# 2.6.7 Addressing Operations

The PXA3xx Processor Family provides a varying number of addressing bits. Various forms of address multiplexing enable connection to different types of memories. All address ranges are described based on the full byte address. Thus, the logical A<0> bit always has byte significance.

Here are **general guidelines** to follow for address configuration:

- CSADRCFGx<ADDRBASE> should be 0b01, which means the lowest address bits (the byte address) are not required.
- CSADRCFG<ADDRSPLIT> should be 0b1001, which means physical internal address bit A<16:1> goes out on DF\_IO<15:0> during the low address phase, and A<27:17> goes out on DF\_IO<15:0> during the upper address phase.
- Each chip select can be configured to a different address configuration.
- No automatic configuration of address bits is performed. The Control register (CSADRCFGx) must be set up for the relevant chip select before an operation is performed. Inconsistent programming states behave incorrectly and are not permitted.



#### Figure 7: Most Useful Address Multiplexing Option

## 2.6.7.1 Address Options

The address can be supplied in full-latch mode or low-order addressing mode. These modes are illustrated in the timing diagrams in the *PXA300 Processor and PXA310 Processor Electrical, Mechanical, and Thermal Specification (EMTS).* These modes are configured independently for each chip select in the Address Configuration Register (CSADRCFGx) (see Table 38, "CSADRCFGx Bit Definitions").

## **Full-Latch Mode**

At the start of each transfer, both an upper and a lower address latch cycle is performed. Subsequent accesses only have a lower address cycle, unless the address range provided during the upper address cycle changes. This mode is the only addressing mode supported for the PC Card/Compact Flash interface.

## Low-Order Addressing

Four lower address balls (DF\_ADDR<3:0>) are used in place of the address signals provided during the lower address latch cycles on the DF\_IO<15:0> signals. The full address range is supplied during both address latch phases when using low-order addressing. These lowest four address signals contain the same lower addresses provided on the DF\_IO<15:0> signals during the lower address latch cycle. For subsequent operations, these dedicated address signals are changed without having a lower address latch cycle. The next lower address latch cycle occurs when the address range has been exceeded for these lower four address pins.



Note

The DF\_ADDR<3:0> signals are always provided regardless of the addressing mode.

## Latched Addressing Mode

Latched addressing mode is a configuration where the address signals are provided on dedicated pins during the address latch cycles. The same upper and lower address cycles appear on the DF\_IO<15:0> signals while the addresses are being latched on the dedicated balls. The 26 address lines being output on DF\_ADDR<3:0> and GPIO<54:75> balls are described in Table 26. The address signals are latched with the nLUA and nLLA signals and are held thoughout the entire cycle.

The data lines are provided on the DF<15..0> lines during the normal data cycle.

When using this mode, the internal LCD controller cannot be used because the address signals are output on the LCD signals. An external LCD controller is required.

The following steps set up the non-AA/D muxed configuration:

- 1. Configure the CSADRCFG[INFTYPE] from the restricted set of DFI options.
- 2. Configure the CSADRCFG[ADDRBASE] = 0b01.
- 3. Configure the CSADRCFG[ADDRSPLIT] by programming 0b1001.
- 4. Configure CSADRCFG[ALT] by programming 0b11 or 0b10. One setup, and if needed, one hold provided for nLUA and nLLA.
- 5. Configure CSADRCFG[ALW] by programming 0b1. nLUA and nLLA assertion width may vary depending on external device requirements.
- 6. Configure CSADRCFG[ADDRCONFIG] by programming 0b11 for low-order addressing operation.
- 7. Configure MSC0/1[RDF] to meet system timing requirements.
- 8. MSC0/1[RDN] to meet system timing requirements.
- 9. Configure GPIO pins for correct alternate functions.

Address Signal	Ball Name	Alternate Function	Source
A<1>	DF_ADDR[0]	0	DF_IO0
A<2>	DF_ADDR[1]	0	DF_IO1
A<3>	DF_ADDR[2]	0	DF_IO2
A<4>	DF_ADDR[3]	0	DF_IO3
A<5>	GPIO54	4	DF_IO4
A<6>	GPIO55	4	DF_IO5
A<7>	GPIO56	4	DF_IO6
A<8>	GPIO57	4	DF_107
A<9>	GPIO58	4	DF_IO8
A<10>	GPIO59	4	DF_IO9

#### Table 26: Latched Address Signals

Address Signal	Ball Name	Alternate Function	Source
A<11>	GPIO60	4	DF_IO10
A<12>	GPIO61	4	DF_IO11
A<13>	GPIO62	4	DF_IO12
A<14>	GPIO63	4	DF_IO13
A<15>	GPIO64	4	DF_IO14
A<16>	GPIO65	4	DF_IO15
A<17>	GPIO66	5	DF_IO0
A<18>	GPIO67	5	DF_IO1
A<19>	GPIO68	4	DF_IO2
A<20>	GPIO69	4	DF_IO3
A<21>	GPIO70	4	DF_IO4
A<22>	GPIO71	4	DF_IO5
A<23>	GPIO72	4	DF_IO6
A<24>	GPIO73	4	DF_IO7
A<25>	GPIO74	4	DF_IO8
A<26>	GPIO75	4	DF_IO9

 Table 26:
 Latched Address Signals (Continued)

**NOTE:** Address signals shown with CSADRCFG[ADDRBASE] = 0b01

# 2.6.8 Programming Static Memory Control Registers

This section is intended as an aid and not a substitute to the overall programming of the SMC. In particular, read the relevant register definitions carefully.

The programmable MSCx[RTx], CSADRCFG[INFTYPE] and SXCNFG[SXENx] fields combine together to specify the type of memory and timing.

## 2.6.8.1 SMC Configuration

Follow these steps to configure the SMC:

- 1. Configure the CSADRCFG[INFTYPE] from the restricted set of options.
- Configure the CSADRCFG[ADDRBASE]. This is a constant for the chosen device where a 16-bit device implies using b01. One exception to this setting is that CSADRCFG[ADDRBASE] must be 0b00 (8-bit) for CF Card.
- 3. Configure the CSADRCFG[ADDRSPLIT]. This is a constant for the chosen device where a 16-bit device implies using b1001. For CF Card CSADRCFG[ADDRSPLIT] must be 0b1000.
- 4. CSADRCFG[ALT/ALW] depend on the hardware configuration. Reasonable values would be:
  - CSADRCFG[ALT]=0b11, both address setup and hold implies an external latch,
  - CSADRCFG[ALW] = 1 unless a very slow device is used. For synchronous devices, CSADRCFG[ALW] must equal 1.



- 5. CSADRCFG[ADDRCONFIG] setting also depends on hardware configuration.
  - If possible, b011 (low-order addressing) is recommended both for performance and low part count. If a relatively small VLIO device is used then no address latches may be required.
  - Low order addressing is irrelevant when a synchronous access is being performed.
- 6. Configure the MSCx[RT] based on the memory type.
- 7. Configure MSCx[RDF] and MSCx[RDN] based on device timings.
- 8. Configure SXCNFG[SXCLx] based on device timings for synchronous Reads.
- 9. Configure SXCNFG[SXWRCLx] based on device timings for synchronous Writes.
- 10. Configure SXCNFG[SXENx] to enable Synchronous mode.

## 2.6.9 SRAM Controller

The nCS<3:0> signals select the SRAM bank. The nOE signal is asserted on Reads, and nWE is asserted on Writes. Logical-address bits <27:0> provide addressability of SRAM per bank as defined in Table 24, "Static Memory Controller Address Map".

For Reads, nBE<1:0> are asserted to 0b00. During Writes, data pins are actively driven by the processor (that is, they are not three-stated), regardless of the state of the individual nBE pins. The nBE pins are used as byte enables for SRAM Writes.

# 2.6.10 DFI Asynchronous Flash Controller

Asynchronous Flash transactions performed are very similar to those for SRAM. All operations that are possible with SRAM are possible with Flash, which allows operations that are not valid for the Flash to be performed by the memory controller. For all asynchronous Flash accesses, the Byte Enables (nBE<1:0>) are asserted to 0b00.

## 2.6.11 DFI VLIO Controller

The VLIO interface differs from asynchronous Flash or SRAM in that it allows the use of a data-ready input signal, RDY, to insert a variable number of memory-cycle wait states. The signal RDY is synchronized on input via a two-stage synchronizer, and when the synchronized signal is high, the I/O device is ready for data transfer. RDY can be pulled high to cause a zero-wait-state I/O access.

In addition, VLIO read accesses differ from SRAM read accesses in that the nOE toggles for each beat of an asynchronous burst.



## Warning

The memory controller waits indefinitely for the RDY signal to be asserted. This wait can hang the system if the external device is not responding. To prevent indefinite hangs, set the watchdog timer when starting a VLIO transfer and reset the system if no response is received from the external device.

# 2.6.12 Synchronous Controller

Synchronous accesses are configured by selecting a synchronous interface type in the CSADRCFGx[INFTYPE] register. The CSADRCFGx, MSCx and SXCNFG registers are used to set timing parameters for external device requirements.

The SMC supports a continuous-word burst up to 32 bytes of data using DMA accesses. Once a burst transfer begins, all data requested must arrive in consecutive cycles. For more information on DMA requirement, refer to the DMA chapter in Volume 1 of this developers manual.

# 2.6.13 PC Card/Compact Flash Controller (PXA32x Only)

The PXA32x processor card interface has been designed to conform to the *PC Card Standard* - *Volume 2* - *Electrical Specification, Release 2.1*, and *CF*+ and *Compatibles Specification Revision 1.4*. This memory type may be connected only to the DFI. The PC Card and Compact Flash interface provide control signals to support one PC Card or Compact Flash card slot. External devices are required to support this connection, in particular level shifters to allow support of the 3-V inputs of the card and external-latch devices to allow the supply of the address bits and other control signals. See Section 2.7.7 for specific programming registers used to configure the PC Card/Compact Flash controller.

Table 23 shows how to connect to the signals needed to support PC-Card/CF interface.

The card interface uses:


- Latched addresses Addr<25:0>. This latched address is derived from the upper and lower address cycles on the DF\_IO bus using the nLUA and the nLLA signals.
- Latched control signals nPREG, which is really latched address bit <26> and selects register space [I/O or attribute] versus memory space, nPCE1 (bit 29 of the latched address), nPCE2 (bit 30 of the latched address) (byte-select high and low, respectively, of a 16-bit data bus), and RDnWR (bit 31 of the latched address) signals. These bits are latched out using nLUA and serve as the upper address bits during this transfer.
- Data lines (DF\_IO<15:0>)
- nLUA and nLLA signals to allow latching of the address and control signals
- DF\_nOE and DF\_nWE are provided for common memory and attribute Reads and Writes
- nPIOR and nPIOW control I/O Reads and Writes
- nIOIS16 for I/O space Read and Write bus width
- nPWAIT allows for extended access times.

Any PC Card or Compact Flash can be used in the card socket. The PXA32x processor-card interface supports 16-bit peripherals (and 8-bit accesses to 16-bit devices) and handles common memory, I/O, and attribute-memory accesses.

## 2.6.13.1 PC Card/Compact Flash Interface Overview

The PXA32x processor-card interface provides control for one card. It supports 8- and 16-bit peripherals and handles common memory, I/O, and attribute-memory accesses. The duration of each access is based on programmed values per address space by fields within the MCMEM0, MCATT0, and MCIO0 registers. Figure 27 shows the memory map for the PC Card/Compact Flash space.

## Table 27: PC Card/Compact Flash Memory Map



The PC Card/Compact Flash memory-map space is divided into four partitions: common memory, I/O, attribute memory, and a reserved space. Each partition starts on a 64-Mbyte boundary. The



address is driven out in two cycles using the LUA and LLA address cycles. The allocation of addresses to cycles is made according to Address Configuration Register P (CSADRCFG\_P).

Several control signals are sent out on the LUA cycle. These are latched in the external latch devices. nPCE2, nPCE1, and RDnWR signals are sent on the upper address bits, which include bits 30, 29, and 31 of the latched address. In addition, the functionality of the nPREG signal from the PXA320 processor is provided using the relevant address bit.

For I/O accesses, the value of nPCE<2:1> depends on the value of nIOIS16, and thus is valid a finite time after nIOIS16 is valid. Because nIOIS16 depends on the address, a special mechanism is used to set the value correctly. Two nLUA address cycles are performed, one with address and an initial value of the nPCE bits with both asserted indicating a 16-bit transfer and a second after the nIOIS16 signal value is determined. The second address cycle has the identical address but has corrected nPCE bits. The Read or Write strobes are asserted as required only after this address cycle has been performed.

Common-memory and attribute-memory accesses assert the DF\_nOE or DF\_nWE control signals. I/O accesses assert the nPIOR or nPIOW control signals and use the nIOIS16 input signal to determine the bus width of the transfer (8 or 16 bits). The PXA320 processor uses nPCE2 to indicate to the expansion device that the upper half of the data bus, DF\_IO<15:8>, is used for the transfer. nPCE1 indicates that the lower half of the data bus, DF\_IO<7:0>, is used.

Attribute-memory space allows only even bytes for valid data, so the card ignores nPCE2 and the upper byte lane (odd byte), DF\_IO<15:8>, and only looks at nPCE1 and the lower byte lane (even byte), DF\_IO<7:0>. For this reason, no burst transfers should be performed to card-attribute memory space, that is, DMA, USB host, or LCD memory space. For common-memory and attribute-memory space, all even bytes are transferred across the lower byte lane, DF\_IO<7:0>, with nPCE1 asserted. When nPCE1 and nPCE2 are asserted, address bit <0> is ignored, an even byte is transferred across DF\_IO<15:8>. When nPCE2 is de-asserted and nPCE1 is asserted, address bit <0> is used to determine whether the byte being transferred across the lower byte lane is even (address bit <0> = 0) or odd (address bit <0> = 1). nPCE2 is never asserted when nPCE1 is de-asserted.

Accesses to I/O space may be 8- or 16-bits, depending on the state of the nIOIS16 input pin. I/O transfers always start assuming a 16-bit bus. After the address is placed on the bus, an I/O device may respond with nIOIS16, indicating that it can perform the transfer in a single 16-bit transfer. If nIOIS16 is not asserted within the proper time, the address is assumed to be to two 8-bit registers. The transfer is completed as two 8-bit transfers on the low byte lane, DF\_IO<7:0>, with nPCE2 deasserted, nPCE1 asserted, address bit <0>=0 for the first 8-bit transfer (even byte), and address bit <0>=1 for the second 8-bit transfer (odd byte).

The memory controller waits indefinitely for the nPWAIT signal to be de-asserted, which can hang the system if the card memory is not responding. To prevent indefinite hangs, set the watchdog timer when starting a card transfer and the system reset, if no response is received from the card. The interface waits a minimum amount of time (*<space>0\_ASST\_WAIT*) before checking the value of the nPWAIT signal. If the nPWAIT signal is asserted (active low), the interface continues to wait for a variable number of wait states until nPWAIT is de-asserted. Once the nPWAIT signal is de-asserted, the command is asserted for a fixed amount of time (*<space>0\_ASST\_HOLD*).

For Writes to card sockets, if a byte has been masked out using a byte enable internally, the Write does not occur at all on the external bus. For Reads, 16 bits (or one half-word) are always read from the socket, even if only one byte was requested. In some cases, based on internal-address alignment, four bytes may be read (or one word), even if only one byte was requested.

For both Reads and Writes from/to card devices, a special DMA mode exists that causes the address to not be incriminated to the card device. This mode allows port-type card devices to interface to the PXA3xx Processor Family. The special DMA mode is valid only for VLIO and card devices. Refer to the DMA chapter for more information. Table 28, Table 29, Table 30, Table 31, Table 32, Table 33, Table 34, and Table 35 describe possible memory and I/O space Read and Write commands.

nPCE2	nPCE1	Latched_Addr<0>	DF_nOE	DF_nWE	DF_IO<15:8>	DF_IO<7:0>
0	0	0	1	0	Odd Byte	Even Byte
1	0	0	1	0	Don't Care	Even Byte
1	0	1	1	0	Don't Care	Odd Byte

#### Table 28: Possible Common Memory Space Write Commands

#### Table 29: Possible Common Memory Space Read Commands

nPCE2	nPCE1	Latched_Addr<0>	DF_nOE	DF_nWE	DF_IO<15:8>	DF_IO<7:0>
0	0	0	0	1	Odd Byte	Even Byte

Table 30: Possible Attribute Memory Space Write Commands

nPCE2	nPCE1	Latched_Addr<0>	DF_nOE	DF_nWE	DF_IO<15:8>	DF_10<7:0>
Х	0	0	1	0	Don't Care	Even Byte
Х	0	0	1	0	Don't Care	Even Byte
Х	0	1	1	0	Don't Care	Don't Care

#### Table 31: Possible Attribute Memory Space Read Commands

nPCE2	nPCE1	Latched_Addr<0>	DF_nOE	DF_nWE	DF_IO<15:8>	DF_10<7:0>
0	0	0	0	1	Don't Care	Even Byte

#### Table 32: Possible 16-Bit I/O Space Write Commands (nIOIS16 = 0)

nPCE2	nPCE1	Latched_Addr<0>	nPIOR	nPIOW	DF_IO<15:8>	DF_10<7:0>
0	0	0	1	0	Odd Byte	Even Byte
1	0	0	1	0	Don't Care	Even Byte
1	0	1	1	0	Don't Care	Odd Byte
<sup>1</sup> Fror	n the PXA32	x processor	1	1	1	1

#### Table 33: Possible 16-Bit I/O Space Read Commands (nIOIS16 = 0)

n	PCE2	nPCE1	Latched_Addr<0>	nPIOR	nPIOW	DF_IO<15:8>	DF_10<7:0>
	0	0	0	0	1	Odd Byte	Even Byte

#### Table 34: Possible 8-Bit I/O Space Write Commands (nIOIS16 = 1)

nPC	E2	nPCE1	Latched_Addr<0>	nPIOR	nPIOW	DF_IO<15:8>	DF_10<7:0>
1		0	0	1	0	Don't Care	Even Byte
1		0	1	1	0	Don't Care	Odd Byte



#### Table 35: Possible 8-Bit I/O Space Read Commands (nIOIS16 = 1)

nPCE2	nPCE1	Latched_Addr<0>	nPIOR	nPIOW	DF_IO<15:8>	DF_10<7:0>
1	0	0	0	1	Don't Care	Even Byte
1	0	1	0	1	Don't Care	Odd Byte
<sup>1</sup> Fror	n the PXA32	x processor			·	

## 2.6.14 Timing Equations

Timing specifications and waveforms can be found in the *PXA300 Processor and PXA310 Processor Electrical, Mechanical, and Thermal Specification (EMTS)* (EMTS).

# 2.7 Register Descriptions

The section describes the SMC registers. See Section 2.6.8 for the proper programming steps to configure the static-memory controller.



#### Note

For more information on the SMC frequency, refer to Application Subsystem Clock Configuration Register (ACCR), Chapter 6 Clock Controllers and Power Management in *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual.* 

Do not reprogam these registers while the relevant chip selects are still active for the current transactions.

All timing register values are based off the frequency of the DF\_SCLK. The DF\_SCLK is derived from the SMC frequency (ACCR[SMCFS]) and the divisor value shown in the MEMCLKCNFG register.

# 2.7.1 Register Summary

Table 36 shows the registers associated with the SMC and the physical addresses used to access them. These registers must be mapped as non-cacheable and non-bufferable and can be accessed only as a word. They are grouped together within one page and thus all have the same memory protections.

Physical Address	Description	Page
0x4A00_0000- 0x4A00_0007	Reserved	
0x4A00_0008	Static Memory Control Register 0 (MSC0)	page 65
0x4A00_000C	Static Memory Control Register 1 (MSC1)	page 65
0x4A00_0014	Expansion Memory Configuration Register (MECR)	page 81

#### Table 36: Memory Configuration Control Register Summary

Copyright © 2009 Marvell

Physical Address	Description	Page
0x4A00_001C	Synchronous Static Memory Control Register (SXCNFG)	page 72
0x4A00_0028	Expansion Memory Timing Configuration Register (MCMEM0)	page 78
0x4A00_0030	Expansion Memory Timing Configuration Register (MCATT0)	page 78
0x4A00_0038	Expansion Memory Timing Configuration Register (MCIO0)	page 79
0x4A00_0068	Clock Configuration Register (MEMCLKCFG)	page 71
0x4A00_0080	Address Configuration Register 0 (CSADRCFG0)	page 67
0x4A00_0084	Address Configuration Register 1 (CSADRCFG1)	page 67
0x4A00_0088	Address Configuration Register 2 (CSADRCFG2)	page 67
0x4A00_008C	Address Configuration Register 3 (CSADRCFG3)	page 67
0x4A00_0090	Address Configuration Register P (CSADRCFG_P)	page 67
0x4A00_00A0	Chip Select Configuration Register (CSMSADRCFG)	page 71
0x4A00_00B8- 0x4BFF_FFF	Reserved	

 Table 36:
 Memory Configuration Control Register Summary (Continued)

# 2.7.2 Static Memory Control Registers (MSC0/1)

The read and write Static Memory Control Registers, MSC0 and MSC1 shown in Table 37, "MSC0/1 Bit Definitions", contain control information for configuring the corresponding chip-selects nCS<3:0>. Timing fields are specified as numbers of divided memory clock cycles. Each of the two registers contains two identical config fields, one for each chip select within the pair.

When programming a different memory type in an MSC register, ensure that the new value has been accepted and programmed before issuing a command to that memory. The MSC register must be read and verified *after* it is written with a new value before an access to the memory is attempted. This is especially important when changing from flash to an unconstrained writable memory type (such as VLIO or SRAM).

When a chip select is configured for synchronous memory (using SXCNFG[SXENx]), the entries in the corresponding MSC0 or MSC1 register are still used.

## 2.7.2.1 Static Memory Control Register 0 (MSC0)

The MSC0 register is used to configure timings for chip select nCS0 and nCS1. It is supported only on the PXA30x processor and the PXA31x processor.

## 2.7.2.2 Static Memory Control Register 1 (MSC1)

The MSC0 register is used to configure timings for chip select nCS2 and nCS3.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.



### Table 37: MSC0/1 Bit Definitions

				ica 4A0 4A0	0_	00	08	3							M S M S								S	Sta	tic	Me	mc	ory	/ C	on	itro	lle	r	
User Settings																																		
Bit	31	30	29 28	3 27	2	6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	1 1	0	9	8	7	6	5	5	4	3	2	1	0
PXA32x processor only	Reserved			R D N 3					RDF3				RBW3	RT3			Reserved					KDNZ				D F 3					RBW2	RT2		
processor and processor only	Bits           31:28           and           15:12           27:24																																	
PXA30x pro PXA31x pro	Reserved			RDN1/3					RDF1/3				SetAlways	RT1/3			Reserved					KUN0/2				PDE0/2					SetAlways	RT0/2		
Reset	?	?	??	1	1	1	1	1	1	1	1	1	0	0	0	0	?	?	?	?	1		1	1	1	1	1		1	1	0	0	0	0
	C     ?     ?     ?       ?     ?     ?     ?       Bits     31:28       and       15:12       27:24       and			A	CC	es	s -		Na	-	<b>)</b>			ser\	-	tio	n																	
		a				RΛ	N			R	DNx		var • •	ies Fo Fo rela No	for ( r SF r VL ation t us : Cc <i>Ele</i>	eac RAM IO n to ed to nsu	h in 1 ac acc the for f ult th <i>ical</i> ,	terf ces ess DF las ne <i>F</i> <i>M</i>	ace	typ this this WE ces 300	e. s is an se <i>P</i> <i>al,</i>	s us use nd [ es. Proc	sec ed DF DF	d to to p _nC :sor The	se prog DE r an	t th gran sign nd F al S	e D n so nals XA	F_ etu s. <i>31</i>	nW ip a 0 P	/E and and Proc	ass I hol	ertio Id ti	on ti me:	
	2		0 and :4			RΛ	N			RI	DFx		var • •	ies Fo and Fo ass Fo ass	for 6 r SF d to r VL serti serti serti : Co	eac RAM pro IO ion ash ion onsu	h in I ac ogra acc time acc time ult th <i>ical</i> ,	terf ces m t ess ess e ar ne <i>F</i>	a p ace sses he r ses t ses t o XA echa je b	typ this this this opro 300	e. s is l da is is ogi ogi <i>P</i>	s us ata use ran Proc	sec se ed ed n th ses	d to etup to s to s ne i soi The	set set rea rea	t th ne. the d da nd F al S	DF DF DF ata	F_ _n <sup>*</sup> set 31	nO WE WE 1WE 10 P	Ea Eai Eai tim Proc	asse nd [ nd   ne. cess	ertic DF_ DF_	n ti nOl _nO	me E E

Copyright © 2009 Marvell

				x 4	A0(	0_0	dre 008 000	3							M S M S						-	:	Sta	tic	Me	mo	ory (	Cor	ntro	olle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x processor only	Reserved				RDN3				RDF3				RBW3	RT3			Reserved				RDN2				RDF2	נ			RBW2	RT2		
PXA30x processor and PXA31x processor only	Reserved				RDN1/3				RDF1/3				SetAlways	RT1/3			Reserved				RDN0/2				RDF0/2				SetAlwavs	RT0/2		
Reset	?	?	?	?	1	1	1	1	1	1	1	1	0	0	0	0	?	?	?	?	1	1	1	1	1	1	1	1	0	0	0	0
	Bi				Ac	ce	SS		Na	me	•				-	tio																
		19 a	and (	3		R	/W		SE	TAL	_WA	YS	М	ust k	pe p	orog	ram	me	d w	ith a	a '1'											
	1		6 an :0	d		R	/W		I	RTx	[2:0	)]	0b( 0b( 0b <sup>-</sup>	000 001 100	– F – S – V	<b>īype</b> last RAI aria alue	n (S <u>y</u> M ble-	late	ency	/ I/C	) (V	LIO	)		sup	port	ed					

### Table 37: MSC0/1 Bit Definitions (Continued)

# 2.7.3 Address Configuration Registers (CSADRCFGx)

Table 38, CSADRCFGx Bit Definitions is the one Address Configuration Register for each of the four chip selects and for the PC Card/Compact Flash. Each is used to configure the address operations for that chip select.

## 2.7.3.1 Address Configuration Register 0 (CSADRCFG0)

Address configuration register for nCS0 (PXA30x and PXA31x processors only).

## 2.7.3.2 Address Configuration Register 1 (CSADRCFG1)

Address configuration register for nCS1 (PXA30x and PXA31x processors only).

## 2.7.3.3 Address Configuration Register 2 (CSADRCFG2)

Address configuration register for nCS2.



## 2.7.3.4 Address Configuration Register 3 (CSADRCFG3)

Address configuration register for nCS3.

## 2.7.3.5 Address Configuration Register P (CSADRCFG\_P)

Address configuration register for PC Card/Compact Flash (PXA32x processor only). These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.


## Table 38: CSADRCFGx Bit Definitions

User				ysi )x4 )x4 )x4 )x4 )x4	A 0 ( A 0 ( A 0 ( A 0 (	0_0 0_0 0_0 0_0	080 084 088 088	) 1 3 2					0	CS/ CS/ CS/	A D I A D I A D I A D I A D I	ר כו ר כו ר כו	FG FG2 FG3	1 2 3					Sta	itic	Me	em (	ory	C	on	tro	olle	er	
Settings	-	20	00	00	07	00	05		00	00	04	00	40	40	47	4.0	45		40	4.0				•	-	-	-			^	•		•
Bit					21	20	25	24	23	22	-	20 T			17	16	15	14	13	12	-		9	8	7	6		4 נו	+	3	2	1	0
	Re	.26	rve	a							AI	-1	AL			ADDR	CONFIG		Reserved	)	TI ISSAUUV				Devreed	U		AUUKBASI		INFTYPE			
Reset	?	?	?	?	?	?	?	?	?	?	0	0	0	0	1	0	0	0	?	?	0	0	0	0	?	?	0	C	)	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	)		De	sc	rip	tio	n																
		31	:22			-	_			-	_		Re	serv	/ed																		
		21	:20			R	~~~			A	LT		Use bus Ob( • Ob( • Ob' •	ed t s wi )0 - Th as: de )1 - Sig 10 - Sig 10 - Or NL Or	o se th re - Nc e ac sert ass - Nc ie D ie D ie C ie C - Or ac sy aff	et the esponential ddreed ed a erte o se F_S o ho OF_S sign ie s o F_S ar as dre and dre and che and c	ne ti ect tup ess and etup SCL als etup SCL als sync ss s ron the	to the or h is so rem and .K o	g fc ne r nold ent nov f ho one f ho one f se nd o etu b01 rea	hLU out ed a he h bld i e se etup ne p a us fi l or ads y to	A a prov at f at th old s pr tup is hold nd c ash Ob and the	nd vide the pro ovid pro orovid tis pro orovid tis pro orovid tis pro orovid tis pro ovid tis tis tis tis tis tis tis tis tis tis	nLL d. sar am vide ded vide vide vide vide nol hol	afte ed. ed b ovide d.	gna me ne a er th efor ed is i nally ext rite.	as as t e d e th n g / re tra	the hes eas ne a ene equir cycl ie la	Lx sign sen sso ral red ter	(A s nal rtio erti I re I. F Df h ncy	sigi is on c ion qui or nolc r is	nal of th of rec the	is le n the l on	LxA

				0: 0: 0: 0:	x 4 x 4 x 4 x 4 x 4	A 0 ( A 0 ( A 0 ( A 0 (	Ac 0_0 0_0 0_0 0_0 0_0	80 80 80 80	34 38 3C						CS CS CS	AD AD AD	R C R C R C	FG FG FG FG FG_	1 2 3						Sta	tio	c M	len	no	ry	Co	ntro	oll	er	
User Settings																																			
Bit	3	1 30	2	9 2	28	27	26	2	5 24	23	22	21	20	19	9 18	17	10	6 15	1	4 1	3	12			9	8	3 7	7	6	5	4	3	2	1	0
	R	ese	rv	ec	ł					_		AL	т.	A	LW			CONFIG			Reserved		ADDRSPLIT					Reserved		ADDRBASE		INFTYPE			
Reset	?	?	?	•	?	?	?	?	?	?	?	0	0	0	0	1	0	0	0		?	?	0	0	0	0	)	?	?	0	0	0	0	0	0
	в	its				Ac	ce	ss	6	Na	ame	•		D	esc	rip	tic	on																	
		19	9:1	7			R	///			A	LW		U Al N N		to s s th sigi is : F 0	et f nals an or a p00	the v umb are illegall sy 1.	vid per a as al o nc	Ith of sse con chrc	ext rteo nbir	err d. nat	nal ion	DF.	_SC all c	CLÞ as	۲ cy es.	/cle	es t	hat					
NOTE: For all synchronous devices, this field MUST be configu         16:14       R/W       ADDR         Address Configuration:       Controls the addressing mode during the upper and lower addressing mode during the upper and lower addressing in operation         0b000 - 0b001 – Full-latch mode       0b001 – Full-latch mode         0b011 – Low-order addressing in operation       All other values are reserved and are not supported         Refer to Section 2.6.7.1 for more information.													ress	3																					
		13	3:1:	2			-	_			-	_		R	leser	vec	I																		
13:12       —       —       Reserved         11:8       R/W       ADDRSPLIT       Address Split: This configures the split point between the upper and lower addr cycle. This selects the first address bit in the upper address cycle (nLUA)         0b1000 – byte address bit 16       0b1001 – byte address bit 17         All other values are reserved and are not supported NOTE: Setting this field to b1001 is the general guideline to follo													cle																						
			7:6				-				-			R	leser	vec	I																		
		ţ	5:4				R	M	1	A	DDF	RBA	SE	TI ac 01 01 01	ddre: he le ddre: b00 - b01 - b10 - b10 -	ast ss o - B - B - 0l	sig cycl yte yte o11	Inific e. add add – R	res res	ss t ss t erv	oit < oit < ed	:0> :1>	• (B • (V	yte /oro	bA x) t	dre 16)	essi ) Ac	ng) ddre	) ess	sing	)		we	r	

# Table 38: CSADRCFGx Bit Definitions (Continued)






### Table 38: CSADRCFGx Bit Definitions (Continued)

# 2.7.4 Chip Select Configuration Register (CSMSADRCFG)

The Chip Select Configuration Register (CSMSADRCFG) shown in Section Table 39:, CSMSADRCFG Bit Definitions must be programmed with 0x02.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits




#### Table 39: CSMSADRCFG Bit Definitions

Copyright © 2009 Marvell



# 2.7.5 Clock Configuration Register (MEMCLKCFG)

Use the Clock Configuration Register (MEMCLKCFG) in Table 40 to select the clock speed put out on the DF\_SCLK outputs. The clock provided is derived from the SMC frequency (ACCR[SMCFS).



#### Table 40: MEMCLKCFG Bit Definitions

2.7.6 Synchronous Static Memory Control Register (SXCNFG)

All synchronous accesses are controlled by the Synchronous Static Memory Control Register (SXCNFG), shown in Table 41, "SXCNFG Bit Definitions". In addition, the MSCx and CSADRCFGx registers must be set correctly for timing. Refer to Table 38, "CSADRCFGx Bit Definitions" and Table 37, "MSC0/1 Bit Definitions" for more information on the MSCx and CSADRCFGx registers.

Copyright © 2009 Marvell

Bits <31:16> of the SXCNFG register contain synchronous control information for chip select nCS<3:2>. Bits <15:0> of the SXCNFG register contain synchronous control information for chip selects nCS<1:0>.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

#### Table 41: SXCNFG Bit Definitions

							dre 01C		_				-	S	хс	NF	G				_		Sta	tic	Me	emo	ory	Co	ntr	olle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		Reserved		SETAWAYS		Reserved											
PXA30x processor and PXA31x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		SXCLEXT0	Reserved	SETAWAYS		Reserved										SXEND	0 V L M O
Reset	0	?	?	0	?	?	?	0	1	0	0	0	1	0	0	0	0	?	?	0	?	?	?	?	?	?	?	0	1	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n															
		3	81			R	/W		S	XCL	EX	T2	Us	e th	is b	it in	cor	njun	ctio	n w	ith S	SXC	CL2	to a	ach	ieve	a 4	1-bit	rea	d la	iten	юу.
		3	80			_	_			_	_		Re	serv	/ed																	
		29	:28			R	/W		SE	TAI	_WA	YS	Mu	st b	e p	rogr	am	mec	d wi	th a	( '0b	1'										
		27	:25			-	_			_	_		Re	serv	/ed																	



							ldre 010				_			s	хс	NF	G		-				St	ati	c N	le	mo	ry	Coi	ntro	olle	r	
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1	0 9	8	; [	7	6	5	4	3	2	1	0
PXA32x processor / only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		Reserved		SETAWAYS		Reserved												
PXA30x processor and PXA31x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		SXCLEXTO	Reserved	SETAWAYS		Reserved								SXCLO			SXFND	
Reset	0	?	?	0	?	?	?	0	1	0	0	0	1	0	0	0	0	?	?	0	?	?	?	1	<b>,</b>	?	?	?	0	1	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n																
		24	:21			R	/W/		S	XW	RC	L2	The late Wr 0b( 0b( 0b( 0b( 0b( 0b( 0b( 0b( 0b( 0b(	e nu chin ite I 000 001 001 001 010 010 011 011 0110 100	umb g of _ate 0 1 1 1 1 - 1 0 1 - 1	er c the ncy 1 cl 2 cl 3 cl 3 cl 5 cl 6 cl 6 cl 6 cl 8 cl 9 cl 9 cl 10 c	of for of Di e da ock ock ock ock ock ock ock ock ock	F_C taa SXW s s s s s s s s s ks	CLK s so /RC	cyc een CL2	tles by +1	be	twe	en	lat	chi	ing	of t	he a	add	ress	an	d

							ldre 01C							s	хс	NF	G						Sta	tic	Me	mo	ry	Co	ntr	oll	er	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		Reserved		SETAWAYS		Reserved											
PXA30x processor and PXA31x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		SXCLEXT0	Reserved	SETAWAYS		Reserved								элсги			SXENO
Reset	0	?	?	0	?	?	?	0	1	0	0	0	1	0	0	0	0	?	?	0	?	?	?	?	?	?	?	0	1	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	;		De	sci	rip	tio	n															
		20	:18			R	/~			SX	CL2	22	The add Use rea 0b0 0b0 0b0 0b0 0b0 0b1 0b2 All	e nu dres e in d la ad L 001( 001) 010( 010) 010( 0110) 0110( 0111) 1000( 000)	amb ambda corrections and $ambda$ corrections and $ambda$ an	er c nd l njun cies ency 3 cl 5 cl 6 cl 6 cl 6 cl 7 cl 6 cl 7 cl 6 cl 7 cl 8 cl 9 cl 10 c alue e P n be ces	of exatch ctio ctio ctio ctio ctio ctio ctio ccks ocks ocks ocks ocks ocks ocks ock	tterr ing n w SXC s s s s s s s s s s s s s s s s s s s	nal of NF CNF ese Pro to g equ	DF_ the SXC G[S ces lene	SC data NF XC d ar sor rate y cc	LK a. G[S LE) Id a Far	cyc SXC (T2 (T2 nife r nily ait s s ar	les LE: SX SX	betv XT2 CL2 sup	2 + 2 port ot h urin	n la ach I ed ave g s	e a	ve th Wai hroi	t się	gna	wing I that uired



			Phy C			Ad 000								S	хс	NF	G					ę	Sta	tic	Me	mo	ry	Coi	ntro	olle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x processor / only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		Reserved		SETAWAYS		Reserved											
PXA30x processor and PXA31x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		SXCLEXT0	Reserved	SETAWAYS		Reserved	Ι	I					SXCLO			SXEND	
Reset	0	?	?	0	?	?	?	0	1	0		0		0	0	0	0	?	?	0	?	?	?	?	?	?	?	0	1	0	0	0
	Bit	s			Ac	ce	SS		Na	me			De	SC	ript	tior	า															
		17	:16			R/	Ŵ			SXE	EN2		0 = 1 =	chi chi	p se p se	ous elec elec s 31	t is t is	disa ena	able able	ed fo d fo	orsy rsy	nch nch	ror ron	ous	s me	emc emo	ory ry		S3	(bit	17)	
		1	5			R/	w/		S	XCL	EXT	го				it in and									achi	eve	a 4	-bit	rea	d la	ten	су
		1	4			_	_			_	_		Re	ser	/ed																	
		13	:12			_	_		SE	TAL	WA	YS	Mu	st b	e pi	rogr	am	med	d wi	th a	'0b	1'										
		11	:5			-	_			-	_		Re	ser	/ed																	

|          |                                |  |   |  |  | ldre<br>01C  |   |   |  |   |  |  | S  |
хс   | NF  | G   
   
   |   |   
   |   |   | 1                                     | Sta   | tic   | Me  
   | mo  | ry (  | Col   | ntro  | olle  
   | r   |   |
|----------|--------------------------------|--|---|--|--|--|---|---|--|---|--|--|--
--|---
--
--
---|---|---
---	---	---------------------------------------	---	---
---	---	---		
   |   |   
   
   |   |   
   |   |   |                                       |   |   | | | | | | | | | |
   |   |   |   |   |   
   |   |   |
| 31       | 30                             | 29                                       | 28  | 27   | 26   | 25   | 24  | 23  | 22   | 21  | 20   | 19   | 18   |
17   | 16  | 15  
   
   | 14  | 13  
   | 12  | 11  | 10                                    | 9   | 8   | 7   
   | 6   | 5   | 4   | 3   | 2   
   | 1   | 0   |
| SXCLEXT2 | Reserved                       | SETAWAYS                                 |   | Reserved   |  |  | SXWRCL2   |   |  |   | SXCL2  |  |  |
SXEN2  |   | Reserved  
   
   |   | SETAWAYS  
   |   | Reserved  |                                       |   |   | | | | | | | | | |
   |   |   |   |   |   
   |   |   |
| SXCLEXT2 | Reserved                       | SETAWAYS                                 |   | Reserved   |  |  | SXWRCL2   |   |  | _   | SXCL2  | 1  |  |
SXEN2  |   | SXCLEXT0  
   
   | Reserved  | SETAWAYS  
   |   | 0   |                                       |   |   | | | | | | | | | |
   |   |   | SXCIO   |   |   
   | SXFND   |   |
| 0        | ?                              | ?  | 0   | ?  | ?  | ?  | 0   | 1   | 0  | 0   | 0  | 1  | 0  |
0  | 0   | 0   
   
   | ?   | ?   
   | 0   | ?   | ?                                     | ?   | ?   | ?   
   | ?   | ?   | 0   | 1   | 0   
   | 0   | 0   |
| Bi       | ts                             |  |   | Ac   | ce   | SS   |   | Na  | me   | •   |  | De   | SC   |
rip  | tio   | n   
   
   |   |   
   |   |   |                                       |   |   | | | | | | | | | |
   |   |   |   |   |   
   |   |   |
|          | 4                              | :2                                       |   |  | R  | ///  |   |   | 5.0  |   | )  | PX<br>Thadd<br>Us<br>rea<br>Re<br>Obd<br>Obd<br>Obd<br>Obd<br>Obd<br>Obd<br>Obd<br>Obd<br>Obd<br>Obd   | A31<br>e nu<br>dres<br>e in<br>id la<br>ad l<br>0010<br>0012<br>0100<br>0110<br>0110<br>0110<br>0111<br>000<br>0110<br>0111<br>000<br>0110<br>0011<br>000<br>0110<br>000<br>0110<br>000<br>0110<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>000<br>0000 |
x p <br> | roce<br>er c<br>nd l<br>njun<br>cies<br>ency<br>3 cl<br>4 cl<br>6 cl<br>7 cl<br>6 cl<br>7 cl<br>6 cl<br>7 cl<br>6 cl<br>7 cl<br>8 cl<br>9 cl<br>10 c<br>alue<br>n be<br>ces<br>mee  | esso<br>of exatch<br>ctio<br>ctio<br>ctio<br>ctio<br>ctio<br>ctio<br>ctio<br>ctio   
   
   | ors (<br>tterr<br>hing<br>n w<br>SXC<br>s<br>s<br>s<br>s<br>s<br>s<br>s<br>s<br>s<br>s<br>s<br>s<br>s | Only<br>of t<br>ith :<br>NF<br>ese<br>Pro<br>to g<br>equ  | y)<br>DF_<br>SXC<br>G[S<br>erver<br>ces<br>lene<br>enc<br>dev   
   | _SC<br>data<br>CNF<br>SXC<br>d ar<br>sor<br>erate   | LK<br>a.<br>G[S<br>LE)<br>nd a<br>Far | cyc<br>SXC<br>(T0<br>(T0<br>nire r<br>mily<br>ait s<br>s ar   | les<br>LE<br>SX   | betv<br>(T0<br>CL(<br>sup   | vee<br>] to<br>)].<br>)].<br>port   
   | n la<br>ach<br>ed<br>ave<br>g sy  | ieve<br>a V   | ng<br>e th<br>Vait  | sign  | nal   
   | that  |
|          | <pre>o SXCLEXT2 SXCLEXT2</pre> | 0 SXCLEXT2 SXCLEXT2<br>keserved keserved | 0     SXCLEXT2     SXCLEXT2       .     Reserved     Reserved       .     SETAWAYS     SETAWAYS | 0SXCLEXT2SXCLEXT22ReservedReserved35SETAWAYSSETAWAYS99SETAWAYSSETAWAYS | Bits Reserved Reserved Reserved Reserved Reserved SETAWAYS SETAWAY | 0     SXCLEXT2       2     Reserved       2     Reserved       3     SETAWAYS       3     SETAWAYS       4     0       5     Reserved       6     SETAWAYS       7     Setraways       8     Setraways       8     Setraways | SXCLEXT2       SXCLEXT2         SXCLEXT2       SXCLEXT2 | 0       SXCLEXT2         2       Reserved         8       SETAWAYS         8       SETAWAYS         9       SXWRCL2         9       SXWRCL2 | 0       SXCLEXT2         2       Reserved         2       Reserved         3       SETAWAYS         4       SETAWAYS         4       SETAWAYS         4       SETAWAYS         4       SETAWAYS         5       SETAWAYS         5       SETAWAYS         6       SETAWAYS         7       S         8       SETAWAYS         8       SETAWAYS         8       SETAWAYS         9       SETAWAYS         9       SETAWAYS         9       SETAWAYS         9       SETAWAYS         9       SETAWAYS         9       SETAWAYS | SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXCLEXT2<br>SXC | SXCLEXT2       SXCLEXT2         SXCLEXT2       SXXLCL2         SXXLCL2       SXXLCL2         SXXL2       SXXL2         SXXL2       SXXL2         SXXL2       SXXL2         SXXL2       SXXL2         SXXL2       SXXL2         SXXL2       SXXL2 | 0       SXCLEXT2         2       Reserved         2       Reserved         3       SETAWAYS         4       S         3       SETAWAYS         4       SETAWAYS         4       SETAWAYS         3       SETAWAYS | 1 S  | 1       0       0       0       1       0       0       1       0         1       0       2       2       0       2       2       0       1       0       0       1       0         1       0       2       2       0       2       2       0       1       0       0       1       0         1       1       1       1       0       0       1       0       0       1       0         1       1       1       1       0       0  | S       S | CI         S <t< td=""><td><math display="block">\begin{tabular}{ c c c c } \hline \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$</math></td><td>Image: Simple service s</td><td>Image: Simple state in the state in the</td><td>Image: Signed state in the state in the</td><td></td><td>Image: Signed biology of the sector of the secords of the sector of the sector of the sector of the sector of t</td><td>Image: Signed state in the state in the</td><td>Image: Signed biology of the sector of th</td><td>Image: Normal interval int</td><td>Image: Normal and the second secon</td><td>N       N</td><td>Image: Normal interval int</td><td>Image: Normal and the sector of the secto</td><td>Image: Normal and the second secon</td><td>Image: Signal of the second of the second</td></t<> | $\begin{tabular}{ c c c c } \hline $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$                             | Image: Simple service s | Image: Simple state in the | Image: Signed state in the |                                       | Image: Signed biology of the sector of the secords of the sector of the sector of the sector of the sector of t | Image: Signed state in the | Image: Signed biology of the sector of th | Image: Normal interval int | Image: Normal and the second secon | N       N | Image: Normal interval int | Image: Normal and the sector of the secto | Image: Normal and the second secon | Image: Signal of the second |



							ldre 01C							S	хс	NF	G					:	Sta	tic	Me	mo	rу	Coi	ntro	olle	r	
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
PXA32x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		Reserved		SETAWAVS	0 F M M I 0	Reserved											
PXA30x processor and PXA31x processor only	SXCLEXT2	Reserved	SETAWAYS		Reserved			SXWRCL2				SXCL2			SXEN2		SXCLEXTO	Reserved	SETAWAVS	OLIAWALO	Reserved							SXCLO			SXENO	
Reset	0	?	?	0	?	?	?	0	1	0	0	0	1	0	0	0	0	?	?	0	?	?	?	?	?	?	?	0	1	0	0	0
	Bit	s			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n															
		1	:0			R	/W			SX	ENG	)	(P) 0 = 1 = Bit	×A3 = chi = chi s 15	0x a ip se ip se	and elec elec are i	PX t is t is gno	A31 disa ena red	x p able ible if 1	able I proce ed fo ed fo these	esso orsy rsy	ors ( /ncł 'ncł	Only nror	y) nou: ious	s me	emo	ory	l nC	S1	(bit	17)	
						-							L C	Sel	veu		.43		лц	у)												

# 2.7.7 Card Interface Registers (PXA32x processor only)

This section describes the registers that must be programmed for PC Card and Compact Flash support.

The read/write registers MCMEM0, MCATT0, and MCIO0 contain control bits for configuring the timing of the PC Card/Compact Flash interface. When referring to these registers, the convention MC<space>0 is used, where *<space>* refers to memory, attribute, or I/O space.

The programming of each of the four fields in each of the three registers allows users to select the duration of accesses to I/O, common memory, and attribute space for the PC Card/Compact Flash card slot individually.

### 2.7.7.1 Expansion Memory Timing Configuration Register (MCMEM0)

Configuration register for common memory for PC Card/Compact Flash accesses.

### 2.7.7.2 Expansion Memory Timing Configuration Register (MCATT0)

Configuration register for attribute space for PC Card/Compact Flash accesses.

### 2.7.7.3 Expansion Memory Timing Configuration Register (MCIO0)

Configuration register for Input/Output space for PC Card/Compact Flash accesses.

These are read/write registers. Ignore reads from reserved bits. Write 0b0 to reserved bits.

Table 42	2:		M	C<	s	pa	ce	>01	Bit	De	fin	iti	ons	5																					
	0 0	) X 4	A	00	_	00 00	dd 28 30 38	res	S				Μ		T	EM0 T0 0							St	ati	c N	lem	or	уC	Con	tro	olle	ər			
User Settings																																			
Bit	3	1	30	29	)	28	27	26	25	5 24	23	2	2 2'	1 2	D	19 18	17	16	6 15	14	13	12	11	10	9	8	7	6	5	4	3	3	2	1	0
	F	₹e:	se	rv	e	ł										<spa HOL</spa 		> 0_	_		Reserved			<i>pa</i> 551		>0_			s <i>pa</i> ET	ce	>0	_			
Reset	1	?	?	?		?	?	?	?	?	?	?	?	?		0 0	0	0	0	0	?	?	0	0	0	0	0	0	0	0	0	)	0	0	0
	E	Bit	s				Ac	ce	ss		Na	am	е			D	esc	rip	otio	n															
			31	:20	)			_	_					-		Re	ser	vec	1																
			19	):14	Ļ			R	/W		<s,< th=""><th>pa</th><th>ce&gt;(</th><th>)_H</th><th>OI</th><th>LD clo NC</th><th>′<sµ ock.</sµ </th><th>oac</th><th>of me e&gt; fo ust b</th><th>or so</th><th>ocke</th><th>t. Tł</th><th>ne lo</th><th>wes</th><th>st al</th><th>lowe</th><th>ed v</th><th>alue</th><th>e for</th><th>thi</th><th>s is</th><th>1 n</th><th>ner</th><th>nor</th><th>y</th></s,<>	pa	ce>(	)_H	OI	LD clo NC	′ <sµ ock.</sµ 	oac	of me e> fo ust b	or so	ocke	t. Tł	ne lo	wes	st al	lowe	ed v	alue	e for	thi	s is	1 n	ner	nor	y
			13	3:12	2			-	_				_	-		Re	ser	vec	ł																
		13:12 — 11:7 R/W									<s< td=""><td>pa</td><th>ce&gt;</th><td>)_A</td><td>S</td><th></th><td></td><td></td><th>the c and</th><th></th><td></td><td></td><td></td><td></td><th></th><th></th><th></th><th></th><th></th><th>for</th><td>a d</td><td>esc</td><td>crip</td><td>tion</td><td>of</td></s<>	pa	ce>	)_A	S				the c and											for	a d	esc	crip	tion	of
		11:7 R/W 6:0 R/W									<:	spa	ace>	0_9	SE	T clo NO	′ <sµ ock.</sµ 	oac	of me e> fo ust b	or so	cke	t. Tł	ne lo	wes	st al	lowe	ed v	alue	e for	thi	s is	1 n	ner	nor	y

#### Table 43: Card Interface Command Assertion Codes

<space>0_ASS</space>	т	0_ASST_WAIT_ NPWAIT_SYNC	0_ASST_HOLD	0_ASST_WAIT + 0_ASST_HOLD
Programmed Bit Value (Code)	Code Decimal Value (Code)	# DF_SCLKs before Checking nPWAIT_SYNC is Sampled for a '1' (Code + 1)	# DF_SCLKs to Assert Command after nPWAIT='1' (2*Code + 2)	# CLK_SMEMs for Minimum Command Assertion Time (3*Code + 3)
00000	0	1	2	3
00001	1	2	4	6
00010	2	3	6	9
00011	3	4	8	12



<space>0_ASS</space>	т	0_ASST_WAIT_ NPWAIT_SYNC	0_ASST_HOLD	0_ASST_WAIT + 0_ASST_HOLD
Programmed Bit Value (Code)	Code Decimal Value (Code)	# DF_SCLKs before Checking nPWAIT_SYNC is Sampled for a '1' (Code + 1)	# DF_SCLKs to Assert Command after nPWAIT='1' (2*Code + 2)	# CLK_SMEMs for Minimum Command Assertion Time (3*Code + 3)
00100	4	5	10	15
00101	5	6	12	18
00110	6	7	14	21
00111	7	8	16	24
01000	8	9	18	27
01001	9	10	20	30
01010	10	11	22	33
01011	11	12	24	36
01100	12	13	26	39
01101	13	14	28	42
01110	14	15	30	45
01111	15	16	32	48
10000	16	17	34	51
10001	17	18	36	54
10010	18	19	38	57
10011	19	20	40	60
10100	20	21	42	63
10101	21	22	44	66
10110	22	23	46	69
10111	23	24	48	72
11000	24	25	50	75
11001	25	26	52	78
11010	26	27	54	81
11011	27	28	56	84
11100	28	29	58	87
11101	29	30	60	90
11110	30	31	62	93
11111	31	32	64	96

#### Table 43: Card Interface Command Assertion Codes (Continued)

NOTES:

1. nPWAIT\_SYNC is equal to the time from when the pin receives the nPWAIT signal + Pad delay + routing delay + 2 clock cycles for synchronization.

### 2.7.7.4 Expansion Memory Configuration Register (MECR)

To eliminate external hardware, one bit is required to communicate to the memory controller whether a card has been inserted in the socket. The card-is-there bit is required to reduce external hardware by not looking at nIOIS16 and nPWAIT when no card is inserted in the socket.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		-	ica 00			lres	5 S				M	ECI	र								St	ati	c N	lem	or	уС	on	tro	lle	r		
User Settings																																
Bit	31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	erve	ed.						1	1	1	1													1					F	eserved
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	ပ 0	₽ ?
Neset	Bi		•		_	cce		•		me					rip				•	•	•	•	•	•	•	•	•	•		•	U	•
		3	1:2			-				_	_		Re	ser	ved																	
			1			R	/W			С	IT		0 = 1 =	= No = Ca	o ca ard i : Th	rd i Inse nis t	nse	rted d nust		<b>The</b> writ		-	soft	war	e af	itera	a ca	rd is	s ins	serte	ed ir	nto
			0			-	_			-	_		Re	ser	ved																	

#### Table 44: MECR Bit Definitions



# **3** NAND Flash Controller

This chapter describes the PXA32x, PXA31x and PXA30x processors (referred to as "the processor" through this chapter) NAND Flash Controller (NFC) used to communicate to NAND memory. The usage model for the NAND flash memory is that of a mass storage for the processor. A flash file system (FFS) performs tasks such as wear leveling, garbage collection, and bad-block replacement for the flash media. The NFC accepts commands from the file system, controls the flash device according to these commands, and performs error control.

# 3.1 External Memory Pin Interface (EMPI)

The EMPI is a 32-bit high-speed memory interface on the PXA32x processor, and a 16-bit highspeed memory interface on the PXA30x and PXA31x processors. The EMPI is also used by the Dynamic Memory Controller. The EMPI has all data and control signals required to interface to Double Data Rate (DDR) SDRAM.

# 3.1.1 Dynamic Memory Controller (DMC)

The Dynamic Memory Controller (DMC) supports JEDEC-compliant Low Power Double Data Rate (DDR) SDRAM. Refer to the Dynamic Memory Controller chapter in this volume for more information on the DMC.

# 3.2 Data Flash Interface (DFI)

The DFI is shared between the NAND Flash Controller (NFC) and the Static Memory Controller (SMC). It is a 16-bit interface with multiplexed address and data signals on the DF\_IO<15:0> pins. Two sets of control signals are shared between the NFC and SMC.

- Address Latch Enable (ALE) and Write Enable (nWE) on the DF\_ALE\_nWE pin.
- Command Latch Enable (CLE) and Output Enable (nOE) on the DF\_CLE\_nOE pin

The NFC also has two additional control signals (Read Enable (nRE) and Write Enable (nWE)) that are not shared with the SMC. The NFC and SMC also have separate chip selects independent of each other.

# 3.2.1 NAND Flash Controller (NFC)

The NAND Flash Controller (NFC) supports large- and small-block 8-bit and 16-bit NAND flash devices.

# 3.2.2 Static Memory Controller (SMC)

The Static Memory Controller (SMC) maintains multiple static-memory types, such as synchronous and asynchronous flash devices, SRAM, SRAM-like variable-latency IO devices (VLIO) and compact Flash (PXA32x processor only). Refer to the Static Memory Controller chapter in this volume for more details on the SMC.

# 3.3 Overview

The NFC provides an interface to NAND memory using the signals listed in Table 46, "NAND Flash Controller Signal Descriptions". All of these signals are on multi-function pins that must be configured before using. The Multi-Functional Pin Registers (MFPR) and alternate functions are

#### Copyright © 2009 Marvell



defined in the Pin Descriptions and Control Chapter in the PXA3xx Processor Family Vol I: System and Timer Configuration Developers Manual.

NAND flash devices use a multi-cycle addressing scheme, so the number of interface pins remains the same for all memory densities.  $DF_IO<7:0>$  are used for sending command and addresses to the flash device.  $DF_IO<7:0>$  are used for data transfer in 8-bit devices.  $DF_IO<15:0>$  are used for data transfer in 8-bit devices.  $DF_IO<15:0>$  are used for data transfer in 16-bit devices. The NFC controls these interface pins for the specific command that has been put in its command buffer.

The NFC can be used with DMA enabled or disabled. In DMA mode, command and data DMA services are used for the command and data moves to and from the data buffer in the NFC. In DMA Disabled mode, the core can write the commands to the registers corresponding to the command buffer, and write to and read from the data buffer.

### 3.3.1 PXA3xx Processor Differences

Table 45 shows the NAND Flash Controller differences among the PXA32x, PXA31x and PXA30x processors.

Feature	PXA30x	PXA31x	PXA32x
NAND Controller operating frequency	156 MHz	156 MHz	104 MHz
Maximum read cycle frequency <sup>1</sup>	39 MHz	39 MHz	14.85 MHz
Maximum write cycle frequency <sup>2</sup>	39 MHz	39 MHz	26 MHz
NAND Read Enable Return Delay Register (NDREDEL) support	Supported	Supported	Not Supported
1. Determined by the F (NDTR0CS0[tRL])	Read enable (DF_nRE) hig	gh times (NDTR0CS0[tRH	]) and low times

 Determined by the Write enable (DF\_nWE) high times (NDTR0CS0[tWH]) and low times (NDTR0CS0[tWL])

# 3.4 Features

Following are the major features supported by this interface:

- Supports two chips selects and 8/16 bit interface to the data-flash device.
- Uses the system DMA for data-flash data transfers.
- Computes ECC and corrects single-bit errors and detects 2-bit errors per page.
- Supports NAND flash densities up to 1 GB.
- Programmable read/program/erase timings.
- Interrupts can be enabled to indicate page and command completion, bad blocks, bit errors, flash-ready status and command, and data-write/read requests.

# 3.5 Signal Descriptions

The signals shown in Table 46 are inputs to or outputs from the NFC.

Ball Name	Signal Name	Туре	Description
DF_IO<15:0>	ND_IO<15:0>	Bidirectional	Data bus
DF_NCS<1:0>	ND_nCS<1:0>	Output	Chip Enable
DF_NWE	ND_nWE	Output	Write Enable
DF_NRE	ND_nRE	Output	Read Enable
DF_CLE_NOE	ND_CLE	Output	Command Latch Enable
DF_ALE_NWE	ND_ALE	Output	Address Latch Enable
DF_INT_RNB	ND_RnB	Input	Ready/Busy_n (Low when Busy)

#### Table 46: NAND Flash Controller Signal Descriptions

**NOTE:** For more information on configuring the pins for NFC operation refer to the Pins and Control Chapter in the *PXA3xx Processor Family Vol I: System and Timer Configuration Developers Manual* 

# 3.6 NAND Flash Interface

The NFC supports both 8- and 16-bit-wide data buses. Two chip selects (ND\_nCS0 and ND\_nCS1) interface to the flash devices. Up to five cycles of addresses can be sent on DF\_IO<15:0> bus to address flash devices interfaced using these chip selects. The chip select to activate is specified in the command for the NAND Controller Command Buffers (NDCBx).

# 3.6.1 DFI Bus Arbitration

The DFI bus is shared between the NFC and the SMC when the NAND Control Register (NDCR) [ND\_ARB\_EN] bit is set. Access to the DFI bus is granted in a round-robin fashion to the controller (SMC or NFC) requesting access to the bus. When the NDCR[ND\_ARB\_EN] bit is cleared only the SMC is granted access to the DFI bus. Software must ensure that the NDCR[ND\_ARB\_EN] is programmed before beginning any operation on the DFI bus, and cannot program this register during any SMC or NFC accesses.

# 3.7 Operation

NAND flash devices accept a variety of commands from the NFC to perform functions such as program, erase, and different types of Reads. This section provides information for configuring the NFC to perform successful program, erase, and Reads.

- DMA and non-DMA operating modes
- Operation in low-power mode S0/D0CS/C0
- Error checking and correction (ECC)
- Bad-block management support

# 3.7.1 DMA and Non-DMA Operating Modes

The NFC can be used in one of two modes: DMA mode or non-DMA mode.

DMA mode is selected by setting the DMA\_EN bit in the NAND Control Register (NDCR). The NFC can be used in non-DMA mode by clearing the DMA\_EN bit and enabling the required interrupts for command and data transfer (see 3.7.1.2, "Non-DMA Operating Mode").

Copyright © 2009 Marvell





Note

When operating in DMA mode, the core should not access command and data buffers in the NFC. Similarly, when the NFC is operating in non-DMA mode, the DMA controller should not access command and data buffers.

### 3.7.1.1 DMA Operating Mode

In DMA operating mode, the NFC uses the services of the system DMA controller for command and data transfers. Command DMA and data DMA services are requested for the transfer of a command to the command buffer and data to/from the data buffer.

### 3.7.1.1.1 Command DMA

Command DMA transfers the command and address to be sent to the external NAND flash device, from the source to the NFC command buffer. The command DMA Descriptor must be programmed to transfer exactly 12 bytes of command (which contains the command for the NAND flash as well as the address and command-control information (CMD\_CTRL), as defined in the format shown in Table 47, "Command Format").

- The CMD\_TYPE field in CMD\_CTRL defines the type of command.
- The double-byte command (DBC) bit in the CMD\_CTRL field indicates that the present command is a two-byte command, where CMD1 and CMD2 are the commands sent to the flash device in the CMD1-ADDR-CMD2 (or CMD1-ADDR-DATA-CMD2 in case of program commands) sequence. If the current command is a single-byte command, only CMD1 and address are sent, and the sequence would be CMD1-ADDR (or CMD1-ADDR-DATA in case of program commands).
- The addressing (ADDR phase) is performed in multiple cycles using the ND\_IO<7:0> signals. ADDR1 through ADDR5 are the addresses sent in address cycles 1 through 5, respectively. The CMD\_CTRL field contains information about the number of address cycles, single/double CMD etc. as illustrated in Table 47, "Command Format".
- One command Descriptor always corresponds to a single- or double-byte NAND flash command. It is possible to chain multiple command descriptors, so that the NFC executes them sequentially. A command-DMA request is triggered only when one of the following conditions is met.
- ND\_RUN bit is set in the NAND Control Register (NDCR) to fetch the first command, and the command buffer is empty.
- Ready/Busy\_ (R/B\_) input is asserted low by the addressed NAND flash device, after the transfer of any command except read ID and read status, with NC (next command) bit set in the CMD\_CTRL field.
- The execution is completed and data buffer emptied by data DMA for read ID or read status commands with NC (next command) bit set in CMD\_CTRL field.



Note

If any program/erase command with NC set results in a bad-block error, additional command DMA requests are not sent. Software must reprogram the Descriptor chain in such an instance.

#### Table 47: Command Format

#### **Command Format**

Byte	7	6	5	4	3	2	1	0
	ADDR4	ADDR3	ADDR2	ADDR1	CMD_CT	RL	CMD2	CMD1
	Reserved				Page Cou		ADDR5	

#### CMD\_CTRL Field Format

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved					AUTO_RS	CSEL	CME	D_TYP	Έ	NC	DBC	ADD	R_C1	′C

Having CMD1 and CMD2 fields in the command gives users the flexibility to choose the appropriate commands because the commands can vary widely between flash vendors and for different product families for the same vendor. This format also supports future additions to the command set as long as the command, address, and data sequence remains the same. The type of command is defined using the CMD\_TYPE field of CMD\_CTRL. The chip select to be asserted for the NAND flash access is specified by the CSEL bit. The AUTO\_RS bit specifies whether an automatic status check must be performed by the NFC after the command completion. See Section 3.8.10, "NAND Controller Command Buffers (NDCBx)" for the command programming details.

#### 3.7.1.1.2 Command Sequence and Parallel Execution

When the NDCB0[NC] is set during a command sequence, the NFC asserts the command DMA request to fetch the next command during the busy phase (NAND\_RnB asserted) of a NAND flash transaction. The NFC can overlap the command execution to improve the bandwidth of the interface, if the currently executed command (Command1, the command whose execution is resulting in the busy phase that is triggering the next command fetch) and the newly fetched command (Command2) meet the following requirement:

 Command1 is an erase or program command for device(s) interfaced using a particular chip select and Command2 is a command for device(s) interfaced using the other chip select.

For example, Command1 and Command2 are successive single-page program commands in the command sequence for device(s) interfaced using ND\_nCS0 and ND\_nCS1, respectively. Command DMA fetches Command2 during the busy phase of Command1 execution. Because Command1 and Command2 meet the requirement for parallel execution, data DMA is triggered for Command2 data and Command2 is executed in an overlapped fashion. When the busy phase has ended (that is, when NAND\_RnB goes high), status reads are performed on both flash devices to check the successful completion of Command1 and Command2, and corresponding status bits are updated. If the next-command (NC) bit is set for Command2, the next command (Command3) is fetched and the command sequence continues.

If Command3 and Command4 meet the above condition for parallel execution and Command3 is a multi-page program command, Command4 execution begins only during the last busy phase (while the last page for Command3 is being programmed).

Copyright © 2009 Marvell



When ND\_nCS0 and ND\_nCS1 are used to interface to NAND flash devices, faster operation can be achieved by programming the devices in an interleaved fashion (alternating between ND\_nCS0 and ND\_nCS1), rather than programming them sequentially.

Note

NAND\_RnB is intended to remain low and only rise once when two commands are overlapped. Follow these steps if it is necessary to know when the flash device has truly

completed the transaction in addition to when it has been issued by the NFC:

1. Wait for Command Done signal (NAND Controller Status Register (NDSR)[CSx\_CMDD] to be set.

Wait amount of time (program time or erase time) specified by the device spec.
 Issue manual status read to check Ready status. If Ready is set this signifies the operation is complete.

If the commands do not meet the requirement for parallel execution, they are executed sequentially.

Command1, Command2, Command3 and Command4 are commands programmed into the NAND Controller Command Buffers (NDCBx).

### 3.7.1.1.3 Data DMA

A NAND flash page consists of a main memory area and spare area. The main memory area is where data is stored, and spare area is used to store ECC and file-system-dependent information. Data DMA is used to write to and read from main memory and the spare areas of one or more pages. The same data buffer and DMA request is used for both Read and Write transactions because only one of the two transactions is ongoing at any given time.

If the command transferred to the command buffer is a Write, data DMA is used to fill up the data buffer. The number of data bytes that can be written per page could vary, depending on the use of the spare area of the NAND flash (see Section 3.7.6.2, "Data Area Available Under NDCR[PAGE\_SZ] Settings"). The total number of bytes transferred to the data buffer for a page program must be a multiple of 32 bytes. For example, if the page size is 512 bytes and spare area is 16 bytes, the available space per page is 520 bytes if ECC is enabled, (512 bytes of main memory and 8 bytes of spare area). The data DMA should transfer 24 bytes of dummy data so that 544 bytes get transferred to the data buffer for a single-page program because 544 is the closest number that is greater than 520 and is a multiple of 32.

The 24 bytes of dummy data are not written to the flash. The dummy data bytes are added so that a single data Descriptor could service multiple pages. For a multi-page program command, set up the data-DMA Descriptor(s) to transfer a multiple of 544 bytes in the above-mentioned case. Set up the Write-data DMA Descriptor(s) to transfer the required number of bytes with the NFC data buffer as the target location. Multiple-Write data Descriptors can be chained to accomplish the data transfer corresponding to a single command. Partial-page programming is not supported by the NFC.

If command and data DMA Descriptor(s) are configured for a multiple-page program, the NFC data buffer fills with a page of data. After the data buffer is emptied by the completion of a page program, data DMA resumes loading the next page data in the data buffer. This sequence continues until the specified number of pages in the command are transferred to the flash device, or a bad block is encountered.

When a Read command is transferred to the NFC command buffer, the Read command is issued to the flash memory. The number of bytes DMA requires per page is a multiple of 32 bytes. The NFC stuffs zeroes as dummy bytes at the end of the spare-area data so that the data read by DMA per

page is a multiple of 32 bytes. The application ignores the added zeros read from the flash controller data buffer. Partial page reads are not supported by the NFC.

If a multiple-page read is attempted in a single command, the operation proceeds in a page-by-page manner; that is, after reading a page of data, the NFC waits until the data buffer is emptied by data (read) DMA, before reading the next page data from flash. For a Read status and Read ID commands, set up data DMA to transfer 8 bytes of data.

For more information on DMA transfers refer to the DMA chapter in the *PXA3xx Processor Family Vol I: System and Timer Configuration Developers Manual.* 

Note

A data DMA request is not asserted for erase and reset commands

### 3.7.1.1.4 Data DMA Requirements

The following list summarizes the programing model for data DMA. Each set of data DMA Descriptors for a command should meet these requirements.

- The burst length (size) for the data DMA must be programmed as 32 bytes.
- For Write commands, the NFC data buffer (NDDB) must be the target of the data DMA and for Read commands; NDDB must be the source.
- The number of bytes of data written to a page must be a multiple of 32 bytes. Software must pad enough dummy data to make the data length a multiple of 32 bytes. Refer to Section 3.7.6.2,
   "Data Area Available Under NDCR[PAGE\_SZ] Settings" for the number of bytes of data that must be transferred per page by Write-data DMA.
- For Read commands (except status Read and Read ID), the number of bytes of data expected per page must be a multiple of 32 bytes, because the NFC always stuffs zeroes at the end of spare data to make the number of bytes per page a multiple of 32 bytes. Refer to Section 3.7.6.2 for the number of bytes of data that must be transferred per page by Read-data DMA.
- For Read-ID and Read-status commands, the data-DMA Descriptor must be set up to transfer 8 bytes because the NFC allocates one buffer entry (8 bytes) to hold the Read data for these commands. Valid data is aligned to the LSB and users must discard non-valid bytes, for example, for a 5-byte read-ID command, bytes 0 through 4 are valid while bytes 5 through 7 should be discarded.

#### 3.7.1.2 Non-DMA Operating Mode

In non-DMA operating mode, the following interrupts must be enabled by clearing the appropriate mask bits in the NAND Control Register (NDCR).

- Write-Data Request interrupt
- Read-Data Request interrupt
- Write-Command Request interrupt

In this mode, the NDCR[ND\_RUN] bit must be set after configuring the NFC registers, and the core responds to a Write-command request interrupt by writing the command to the command buffer (NDCBx). NDCBx should be written only after receiving a Write-command request. If the command is a Write (single page or multi-page), the Write-data request interrupt is activated, and the core Writes data corresponding to a page to the NAND Controller Data Buffer (NDDB). For multi-page Writes, the Write-data request interrupt gets activated multiple times, requesting the core for a page of data each time. Similarly for Read operations, the Read-data request interrupt is activated after reading a page of data from the flash device, and the PXA30x processor or PXA31x processor responds to this interrupt by emptying the data buffer.



For Read ID and Read status commands, the core reads 8 bytes from NDDB, because the NFC allocates one buffer entry (8 bytes) to hold the read data for these commands. Valid data is aligned to the LSB; discard non-valid bytes, for example, for a 5-byte read-ID command, bytes 0 through 4 are valid while bytes 5 through 7 should be discarded.



Note

Even if interrupts are not enabled, software can poll the NAND Controller Status Register (NDSR) bits corresponding to the above-mentioned interrupts to perform Write/Read data and Write commands in non-DMA Operating mode.

- If writing/reading to/from the NDDB from the ISR, clear the WRDREQ/RDDREQ status bits by writing to NDSR before accessing the NDDB. This action prevents missing WRDREQ/RDDREQ interrupts for subsequent pages during multi-page PROGRAM and multi-page Read cycles.
- If issuing a command with the next-command (NC) bit set, the next command should not be Read ID or Read status because of difficulties with servicing interrupts. Read ID and Read status commands are too short for the interrupt service routine to finish servicing the first Command Done interrupt in time to acknowledge the second Command Done interrupt and therefore it goes undetected.

# 3.7.2 Low-Power Mode Operation

The NFC operates only during normal run (S0/D0/C0 and S0/D0/C1) mode and in S0/D0CS/C0 mode.



#### Note

In S0/D0CS/C0 mode the NAND controller clock frequency varies between 25.5 MHz and 34.5 MHz. Since all the timing parameters are relative to NAND clock period, highest frequency (34.5 MHz) should be assumed when setting up the NDTR0CS0 and NDTR1CS0 registers, but expect performance at the lowest frequency (25.5 MHz).

In S0/D1/C2 and S0/D2/C2 mode of operation, the NFC is not operational and must be idled before entering the mode. In particular, all data must be removed from the buffers, and the end of a command (a full block Read, program, or erase) must be reached. If the mode is entered while the unit is not idle or partway through a block, then that block must be repeated. The cycle on the external bus (the Read or Write cycle) currently underway is correctly finished; however, the sets of Reads and Writes (the multiple address cycles) are not finished.

The recommended sequence for going into a lower power mode (S0/D1/C2 or S0/D2/C2) is to first clear the ND\_RUN bit and then to examine the registers to determine what position has been reached in a sequence of commands. The last command should then be configured to be restarted once the low-power state is exited.

Once low-power mode is exited, then the ND\_RUN bit should be reset.

In D3, there is no retained state. On entry, the current bus cycle is finished, but then the command queue is cleared, and any command in progress is not completed.

If low-power mode is entered once a block has been sent to the NAND AND the programming command is given (or during an erase), the program or erase is completed but no status checking is performed. In this case, the operation must be repeated.

# 3.7.3 Error Checking and Correction (ECC)

Error-detection code/error-correction code (EDC/ECC) is required in the NFC to detect and correct errors occurring in the flash device due to bit flipping (bit flipping occurs when a bit is either reversed, or is reported reversed). ECC is computed when Write data is transferred from the data buffer to the NAND flash. After completing the data Writes, the spare data bytes, followed by the computed ECC bytes are written in the spare area of the flash. Table 48 shows the total available spare area, spare data area and spare bytes used for storing the ECC for different page sizes. When ECC is enabled, the number of spare area bytes required for use by ECC are shown in the right column of Table 48. These bytes are not available for use by the system software and cannot be written to or read from.

For example, if the page size is 512 bytes with ECC and the spare area enabled, bytes 0 through 511 are written with data and first 8 bytes of the spare area (bytes 512 through 519) are written with spare data (file-system-dependent information). The remaining 6 bytes of spare area (bytes 520 through 525) are used by the NFC to write the ECC data.

When the Read operation is completed, ECC bytes are read from the spare area, and any bit errors are computed and corrected. The NFC uses Hamming code to correct 1-bit random error in a page and detects 2-bit errors. Interrupts can be enabled to get information about single and double errors. For details on NFC interrupts, refer to the NAND Controller Status Register (NDSR).

#### Table 48: Spare Area Usage

NAND Flash Page Size (Bytes)	Available Spare Area (Bytes)	Number of Spare Area Bytes used for Spare Data	Number of Spare Area Bytes used for ECC (Bytes)
512	16	8	6 <sup>1</sup>
2048	64	40	24
NOTE:			

1. The remaining 2 Bytes in the Spare Area cannot be used by software.

# 3.7.4 Hamming Code for ECC

During a page Write, data is split into even and odd streams before computing the ECC to distribute a possible 2-bit error into two separate data streams. This data split lessens the error-correcting requirement on the ECC algorithm to 1 bit. If D<sub>ij</sub> represents the jth bit of the ith byte, Table 49, "Even Data Stream" and Table 50, "Odd Data Stream" show the data streams used for ECC computation for an 8-bit wide data bus. For NAND flash devices that are 16 bits wide, the lower and upper bytes are treated as successive bytes of Read data. However, where two 8-bit devices are interfaced through a single chip select, the ECC computations are performed independently on upper and lower bytes of the data bus. Each of the odd and even data streams are 256 bytes long, and the computed ECC for this data stream occupies 3 bytes. Therefore, 6 bytes of ECC data are written for a NAND flash with page size of 512 bytes. The same ECC computation process is employed four times for page size of 2048 bytes, resulting in 24 bytes of ECC.

During a page Read, the Read data is again split into odd and even streams. The associated ECC data is read and is compared with the computed ECC from the received data stream. If a 1-bit error is detected in a data stream, it is corrected. For two errors in any or both of the data streams, the ECC algorithm detects this scenario and flags a double-bit error condition.

7 6	5 4	3	2	1	0
-1 6 D <sub>i+1</sub>	4 D <sub>i+1 2</sub> D	i+1 0 D <sub>i 6</sub>	D <sub>i4</sub>	D <sub>i 2</sub>	D

#### Table 49: Even Data Stream

Bit


Copyright © 2009 Marvell



#### Table 50: Odd Data Stream

Bit	7	6	5	4	3	2	1	0
	D <sub>i+1 7</sub>	D <sub>i+1 5</sub>	D <sub>i+1 3</sub>	D <sub>i+1 1</sub>	D <sub>i 7</sub>	D <sub>i 5</sub>	D <sub>i 3</sub>	D <sub>i 1</sub>





# 3.7.5 Bad Block Management Support

The NFC performs a status check after each program/erase operation to determine if the transaction was successful. This status check can be disabled by clearing the AUTO\_RS bit in the command buffer. (See Table 65, "NDCB0 Bit Definitions"). If a status check returns an error, as indicated by a 1 in the LSB of the status-Read data, a Bad-Block-Detect interrupt (if enabled) is sent out and Bad Block registers (See Table 61, "NDBBRx Bit Definitions") can be read to determine the address of the bad block.

# 3.7.6 Command Execution When Bad Blocks are Detected

When a bad block is detected, the behavior of the NFC remains the same, regardless of whether commands are executed sequentially or in parallel. The command without a bad-block detection is completed, but the command that resulted in a bad-block detection is considered as "not executed." (If it is a program command, it must be executed again after the command Descriptors have been reprogrammed to handle the bad-block scenario.) However, no new command is fetched by command DMA even if the NC bit is set for the last command, since a bad- block scenario is encountered. As a result of a bad-block detection, the NDCR[ND\_RUN] bit is cleared after the command buffer is emptied. Resume the operation by setting ND\_RUN after command-Descriptor modifications.

Copyright © 2009 Marvell

# 3.7.6.1 Flash Memory Data Width when Two Flash Devices Connect to the Same Chip

When NDCR[DWIDTH\_C] = 1 and NDCR[DWIDTH\_M] = 0, two flash devices are connected to the same chip select with DF\_IO<7:0> interfacing to one device, and DF\_IO<15:8> interfacing to the second device. In this scenario, since two devices are accessed simultaneously, the command and address are replicated between the lower and upper byte of the interface.

NDCR[DWIDTH\_C] = 1 and NDCR[DWIDTH\_M] = 0 settings are supported only for devices with a page size of 512 bytes + 16 spare bytes (NDCR[PAGE\_SZ] must be set to 00). Table 54 shows the data area available to the programmer.

#### Table 51: Possible Flash Interfaces for Various Data Bus Width Combinations

DWIDTH_C	DWIDTH_M	Devices Interfaced with One Chip Select	Devices Interfaced with Two Chip Selects
0	0	1	2
0	1	Invalid	Invalid
1	0	2	4
1	1	1	2

#### 3.7.6.2 Data Area Available Under NDCR[PAGE\_SZ] Settings

Table 52 and Table 53, "Data Area Available to Programmer When NDCR[PAGE\_SZ] = 00" describes the data area available to the programmer when the NDCR[PAGE\_SZ] bit is programmed to 0b01 or 0b00 for all combinations of NDCR[ECC\_EN] and NDCR[SPARE\_EN].

#### Note

It is not possible to access the SPARE area alone or directly without first accessing the main data area.

Table 52: Data Area Available to Programmer When NDCR[PAGE\_SZ] = 01

SPARE_EN	ECC_EN	Available Space (Bytes)	DMA Data (Bytes)
0	0	2048	2048
0	1	2048	2048
1	0	2112	2112
1	1	2088	2112

#### Table 53: Data Area Available to Programmer When NDCR[PAGE\_SZ] = 00

DWIDTH Setting	SPARE_EN	ECC_EN	Available Space (Bytes)	DMA Data (Bytes)
DWIDTH_C=0	0	0	512	512
DWIDTH_M=0	0	1	512	512
	1	0	528	544
	1	1	520	544



#### Table 53: Data Area Available to Programmer When NDCR[PAGE\_SZ] = 00 (Continued)

DWIDTH Setting	SPARE_EN	ECC_EN	Available Space (Bytes)	DMA Data (Bytes)
DWIDTH_C=1	0	0	512	512
DWIDTH_M=1	0	1	512	512
	1	0	528	544
	1	1	520	544
DWIDTH_C=1	0	0	1024	1024
DWIDTH_M=0	0	1	1024	1024
	1	0	1056	1056
	1	1	1040	1056

### 3.7.6.3 Sequential Row Read (SRR) Functionality

Table 54 describes the availability of Sequential Row Read (SRR) mode to the programmer when the NDCR[PAGE\_SZ] bit is programmed to 0b01 or 0b00 for all combinations of NDCR[ECC\_EN] and NDCR[SPARE\_EN].

#### Table 54: SRR Availability for Settings of PAGE\_SZ, SPARE\_EN, and ECC\_EN

PAGE_SZ	SPARE_EN	ECC_EN	SRR Mode Available
00	0	0	No
00	0	1	No
00	1	0	Yes
00	1	1	No
01	0	0	No
01	0	1	No
01	1	0	Yes
01	1	1	Yes

# 3.8 Register Descriptions

Write to the NFC registers to program the following.

- Enable/disable NFC
- Enable/disable ECC
- Data width and number of chip selects used
- NAND flash timing parameters
- Start/stop command DMA
- Enable/mask various interrupts
- Delay of data latching strobe for various speed NAND devices

In non-DMA mode, software can write directly to the Command Buffer registers NDCB0, NDCB1 and NDCB2 (Table 65, Table 66, and Table 67), and data buffer NDDB (Table 64) to send commands and data to the flash device. Similarly, for a Read, the core can read from the data buffer.

The Status registers contain bits that signal the error status of ECC, flash ready, bad-block detected, end-of-command execution, finish-of-page and read/write requests for the data buffer, and write request for the command buffer. Each of these hardware-detected events can signal an interrupt request to the interrupt controller.

# 3.8.1 Register Summary

#### Table 55: NAND Flash Controller Register Summary

Address	Name	Page
0x4310_0000	NAND Control Register (NDCR)	page 95
0x4310_0004	NAND Interface Timing Parameter 0 Register (NDTR0CS0)	page 103
0x4310_0008	Reserved	—
0x4310_000C	NAND Interface Timing Parameter 1 Register (NDTR1CS0)	page 105
0x4310_0010	Reserved	—
0x4310_0014	NAND Controller Status Register (NDSR)	page 106
0x4310_0018	NAND Controller Page Count Register (NDPCR)	page 112
0x4310_001C	NAND Controller Bad Block Registers (NDBBRx) (NDBBDR0)	page 113
0x4310_0020	NAND Controller Bad Block Registers (NDBBRx) (NDBBDR1)	page 113
0x4310_0024	NAND Read Enable Return Delay Register (NDREDEL) (PXA30x and PXA31x Processors Only)	page 114
0x4310_0028	Reserved	_
_ 0x4310_003C		
0x4310_0040	NAND Controller Data Buffer (NDDB)	page 116
0x4310_0044	Reserved	—
0x4310_0048	NAND Controller Command Buffers (NDCBx) (NDCB0)	page 116
0x4310_004C	NAND Controller Command Buffers (NDCBx) (NDCB1)	page 119
0x4310_0050	NAND Controller Command Buffers (NDCBx) (NDCB2)	page 120
0x4310_0054	Reserved	_
_ 0x4310_007C		

# 3.8.2 NAND Control Register (NDCR)

Table 56 shows the location of all bit fields in NAND Flash Control register (NDCR). Program the Timing Parameter registers (NDTR0CS0 and NDTR1CS0) and Control registers before writing to this register.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



		-	ica 10_			res	S				NC	OCF	र								NA	١N	) F	las	h (	Cor	ntro	olle	ər			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH_M	PAGE_SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT			RA_START	PG_PER_BLK	Reserved	ND_ARB_EN	RDYM	CS0_PAGEDM	CS1_PAGEDM	CS0_CMDDM	CS1_CMDDM	CS0_BBDM	CS1_BBDM	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n															
		3				R/				PAR			0 = 1 = <b>NC</b>	t the NA DTE : Wi : Wi	e sp NE : If f cla ar re sc av dif rite/ rite/ : Th is cc DI : If	ea E bare of fla: the eare ea a mai oftwa vaila ffere Rea re n the onfig MA SPA	-are sh f SPA ed), and ning are. ble ent : ad to ad to nur jure moo	ea e for c ARE it is spa g sp for SPA to av to av ber mbe ed to de.	data E_El pos are a pare a pare a pro ARE vaila vaila spe er of p tra	sto N bi ssib area by 52 a gra gra able able cifie	rag t is le to a. If ces a and m/re spa spa spa spa ed ir ces f er p	e. set SP/ afte Tak ead nd E are are	and ite f ARE r EC ile & cC area area area e Di the bage	I EC to a E_E CC i 53 s the E_EI a dis a er MA MA	CC i nd r N a is w pec sab N se sab nabl data data nen	s no reac nd E ritte iify t twa ettin led ed a cco deso the	ot er I fro ECC In al he o re p gs.	nabl m tl re a data er p tors C is	led ne e N al ivail a by page n the mu	(EC entir re s able tes e for ese for ese b era	C_E e da et, t e to tabl	EN ata he
		3	0			R/	W		E	CC	EI	N	Wh cor EC per 0 =	npu C_I fori EC	the itati EN mec CC i	EC on o bit i	of E s cl sab	CC ear, led	and EC	d er C c writ	ror com	dete puta nd r	ectio atio	on a n ar I da	nd e ta.	cori	ecti	ion.	Wł		ot	
		2	9			R/	W		C	DMA	_E	N	Se dat ass 0 =	t the ta D sert : Da	e Di MA ed. ata a	ues MA rec and and	req que: Co	ues sts. mm	t-er Wh and	ien I DN	this /IA a	bit are	is c disa	lear able	, no d.							nd

### Table 56: NDCR Bit Definitions

			ica 10_			res	S				NC	OCF	2								NA	N	) F	las	h (	Cor	ntro	olle	∍r			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH_M	PAGE_SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT			RA_START	PG_PER_BLK	Reserved	ND_ARB_EN	RDYM	CS0_PAGEDM	CS1_PAGEDM	CS0_CMDDM	CS1_CMDDM		L L	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts			Ac	ce	SS		Na	me			De	sc	rip	tio	n															
		2				R/ R/				NID.			When the contract of the cont	nen ntro e co ntro able she ar, i tect tect e arii mec e da = N/	the ller mm ller ed es th indi- s th indi- diate ta a AND	star and ass The catin D_R he N e ter ind ( ) co	ND- ts to but erts ND xecc ng t UN ND_ rmin com ntro	-cor o ex ffer s the RU is o RU nationation nma oller	ntro kecu is e co UN n of end clea ind is r is i	ller mp bit i f a c of t red bit d of tra buff not i n ru	run the ty w nanc s cl s cl com ans afte urin ans fers in ru in m	con her d-DI eare mai com er th g a actio	nma n the MA ed v nd v nma ie c cor cons	ind req vhe vith nd omr nma to t	in th D_R ues n th the seq mar and	t if t nex nex nex uen d b exe	com bit he l ANI xt co ice. uffe ecut	mai is s DM, D fla omr Foi er is ion	nd b et, t A re ash nan a b em res	ouffe he l cor d (N oad- ptie ults	er. If NAN est i trol IC) bloo d. d. in a	f ND s ler bit ck an
													NA 0 =	ND	fla: ata		levio s wio	ce(s dth	s). T is 8	abl bits												
		2	6			R/	W		DV	VID	TH	_M	De in t wa dat 0 =	fine the ly N ta-w = D	es th mer ANI vidth ata	ne d mor	ata y sy ash tting s wid	bus vste dev gs. dth	s wie m. l vice: is 8	dth DW s ar bits		ne N H_N	IAN ∕I ai	ID fl nd E	lash DWI	DTI	H_C	de	terr	nine	e the	
		25:	:24			R/	W		P	AGE	E_S	Z	De use wid Tal pro 0b 0b	fine ed i dth, ogra 00 - 01 - 10 -	es th pag 52 a mm 51 20 res	e N ge si and ner v 2 by	age ANI ize, Tab whe vtes oyte ed	siz D fla cor ole <del>S</del> n P ma	ie of ash- mma 53 d AGi in n	f the -me and lesc E_S nen	ice e N/ mor set sribe SZ is nory emor	ry sy , an es th s se r an	yste nd ti ne d t to d 10	em r min lata 00 6 by	nus g pa are and /tes	at ha arar a a l 01 spa	ave nete vaila are a	the ers. able area	san e to a	ne k		es



Table 56									15 (												NI 4		<b>۱</b> г	1	h /	~~~						
			ica  0_			res	55				IN L	<b>ЛС</b> Г	C.								IN F	NC	) F	las	n	501	itro	5116	;			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH_M	PAGE_SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT			<b>RA_START</b>	PG_PER_BLK	Reserved	ND_ARB_EN	RDYM	CS0_PAGEDM	CS1_PAGEDM	CS0_CMDDM	CS1_CMDDM	CS0_BBDM	CS1_BBDM	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts			Ac	ce	SS		Na	me	•		De	SC	rip	tio	n															
		2					////			NC			The dev Re not dui sec is c is c rea Co or <b>:</b> <b>NC</b>	e n( vice ady t wa ring que clea addi ids nsu simi <b>)TE</b>	CS ' sup /Bu nte the ntia r, als are lt th lar Se pa inf ip s	ct D dor good sy d. If rea l pa l pa l mu sed per a e da for com selec selec selec	n't-cc rts cc is lo the ad b ge r ulti-l only form ata entia (inc ct sl	are chip ow) NA usy reac pag / wh ned she ails. al R ludi on c hou	" bit o-sel of a NDD pha d), the ren er of hon S cow for S lid b	t (Ni lect a re fla: ase he N eads the N tog of th Rea the Sequ	dor ad c sh r (the NCS s are firs glin e fla ads spa uent sse	n't c opper equ e re SX b e cc t pa g N ash are a re a ial f rted	are ratic ires quil it sl omp ge D_r par sup rea Row I du	dur on, ( the rem nou lete is re nRE t un opo ) is / Re ring	ring or if ent ld b der vh der rted rea eads rea	the sec ip e for e cl equ , an en "Se I on d by s rei	bus quer nab dev ear. enti d su the eque ly w / the fer t	sy p ntial le to ices WI ally ubso dev entia vher e N so S	has pape be s su nen . Th equ rice al R FC. ecti	se (N ge r ppc NC ne de ent is r ow For on (	whil ead sert rtin SX evic pag ead Rea tire	l is ed g bit ce ge y. ad"
		2					_				_			erv																		
		2									-			erv																		
		2	0			R	Ŵ		C	LR_ CN		<u>}_</u>	The Co reg fail val cor 0 =	e cle unt jiste ure ues rec Pa	ear- reg er is occ afte tly. ge	e C pag iste clea curs er s cou pag	ie-c r (se arec , CL oftw nt n	our ee d, th _R_ vare	Tabl ne C PG e rea	le 6 CLR _CN ads	0). / P( NT c	Afte G_C can	r th NT be	e N. bit use	AN[ is re d to	D In eset cle	terf t. W ar t	ace 'her he	Pa n a p bag	ge ( prog e co	Cou Iran	nt n
		1	9			-	_			_	-		res	erv	ed																	
		18:	16			R	/W		RD	0_ID	C	NT	The dat iss cor sho Val	e re a b ued nm buld	ad- ytes . Va and be s fro	Byte ID b alid , the zer m 2 om	valu e pa o).	-co d fre les age 7. S	unt om for cou	the RD Int s	flas _ID_ shou	h d _CN uld b	evic IT a be s	e w re 2 set t	wher 2,4,4 0 1	n a i 5,6, (NE	read 7. F DCB	d-ID For a 82[F	coi a re age	mm ad I e_C	and D oun	t]

			ica 10_			res	5 S				NC	DCF	2								NA	N	) F	las	h (	Cor	ntro	olle	ər			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH_M	PAGE_SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT		-	RA_START	PG_PER_BLK	Reserved	ND_ARB_EN	RDYM	CS0_PAGEDM	CS1_PAGEDM	CS0_CMDDM	CS1_CMDDM	1	CS1_BBDM	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	ts			Ac	ce	SS		Na	me	•		De	esc	rip	tio	n															
		1	4			R/	Ŵ		Ρ	G_F BI	PEF	R	cyd RA ad se co 0 = on 1 = Pa Th	cle v dres t, N ntai = Ro war = Ro iges e pa	whe TAF ssin DCI ns t ow a ds ow a s Pe	re r g cy 31[/ he f addr addr r Bl s-pe	ow cle \Cle irst ess ess ock	adc ear, ) co DR3 row s su s su	Ires ND onta ] (ad ppli ppli	s st CB ins ddre ddre ed t ed t	tion arts 1[A[ the ess ss. ( co fla co fla PER ash	in t DDF first sen (Se ash ash	t ou fror fror LK)	add (add v ad it in able n se n th bit s	res dres the 66 eco ird	sing ss se ss. thin .) nd a add	ent o Who rd a addr rese es th	que out en l ddr ress s cy	ence in th RA_ ess s cy /cle	e. W ne s ST/ ing cle onv	her eco ART cyc	n ond Fis Ie) ds
													cle pa NF 0 =	eare ges FC té = Flá	d, ir /blo o in ash	ndic ck. crer dev	ates PG <u></u> nen rice	s 32 _PE it th has	2 pa ER_ e rc s 32	ges BLł w a pw a	ash (blo ( alo addr ges ges	ock, ong ess per	and with in i blo	t wh n R/ mult ock	nen A_S	set STA	, inc RT i	lica is u	tes sed	64 by		
		1	3			-	_			-	_		res	serv	ed																	
		1	2			R	Ŵ		NE	A_C ↑		Ē	Th bu DF the ow de NF NE DF Co op <b>NC</b>	e N s ar l bu ner vice C is D_A l bu ontro erat	ANI bite s is C t s s o s gr RB_ us a oller tion C Se DI AND	D FI r in s sha o tra o of an the ante _EN nd [ (SN ontro ettin FI in ) fla	ash the arec ansi DF_ ed th is ( DF_ MC) refe RB bller g N terf sh t	h bu NF d be fer ( _SC FI b he [ _SC . Th erre _E1 ( D_/ face ous	s-ai cC, v etwe data CLK bus i DFI ar, th LK a d. N bin d. N bin d. N bin d. arb	rbite whice en a to/ (the is al bus are b are ND_ t mu figu 3_E sults iter	nabl er er ch c the ffron e clo so c so c so c so c so c so c so c so	nabl ontri Sta n ex ock cont =_S arbin tec 3_E be s to c it wl incc iisal	rols tic l ctern sup roll CLI ter i l pe N b lo a hile orre olec	the Men pplie ed b K is in th rma it m befo cce SM ct o I.	ow nory d to by the driv ne N ner nust re t sse C is	ner y Co mor o ex ne b ven IFC htly be he s o s do	ship ontro y de terr us a low is c to th set stati n th ing	o of olle evic nal r arbi arbi . W disa ne S wh ic m e D	DFI r (S mer ter. blee Stati en I nem F in	bu: MC The nory Wh d, a c M S C M S C O T C C M C C M C C C C C C C C C C C C C	s. T ) ar , en t emo ; ace	the the ory



	etitings       it       it																															
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		L 1				- I	ш		NCSX	Reserved		D D	e de la comencia de l				STA	PER	Reserved	ARB	RDYM	So	S1	So		So	S1	DBERRM	SBERRM	WRDREQM	RDDREQM	RCMDREQ
Reset			0	0	-	-	-	0	0	0	0	0	-			-	-	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi				Ac				Na	me	•																					
	Physical Address 0x4310_0000       NDCR       NAND Flash Controller         ertings       31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 16 18 14 13 12 11 10 9 8 7 6 6 4 3 2 1 0 W U U U U U U U U U U U U U U U U U U U																															
													0 =	= NE	)_n	cso	-	-				-										
		ļ	9			R	Ŵ		C			GE	CS inte wri ind the an CS PA 0 =	1 P erru licat inte inte 1_F GE	age pt r to fl erru erru PAG _DN D_n	e Do equ ash by N ipt i GED SED N sta CS1	one est de NDS s er equ M is atus	Ma tha vice SR[( nab est s se s bit age	sk ( t is int CS1 led, is n et, th dor	CS ass terfa 1_P/ and nad he in es r	1_P. erte acec AGE d wh e to nter not ( nter	AGI ed w I us I us I us I us I rup I rupt	EDN ing Wi eve int is is is	n a j ND nen r NI erru mas e ai enal	pag _nC CS DSF pt c skec n in plec	e tra S1 1_F CS cont d an terr I.	ans is c PAG S1_ rolle d th	acti com EDI PA( er. V ne s	on ( plet M is GED Vhe	(rea ed a cle )] is en	d or as are set	r d,

			ica 10_			res	5S				NC	DCF	र								N	٩N	DF	las	h	Coi	ntro	olle	ər			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH_M	PAGE_SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT			RA_START	PG_PER_BLK	Reserved	ND_ARB_EN	Σ	CS0 PAGEDM		CMD	CS1_CMDDM	1	CS1_BBDM	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	n						1									
		7	3			R/	W		CS				Th en the inc the CS CS 0 = 1 =	e C able fla iicat int erru 60_( 60_( 50_( = N[	S0 ( e an sh ( erru pt r CMI CMI CMI D_n D_n	com inte levi by 1 ipt is equ DDN CSC	ima ce i NDS s er est A is stat ) co	nd- ipt r inte SR[( nab is r set us l omn	don requ CSC led; nad t, the bit c nan	one ne m uest ced 0_C 0_C e in de to e in does d do d do d do	tha usir MD ene terr s no one one	(C t is ng N D]. ever e int upt t ge inte	S0_ ass ID_ Wh ND terro is n ener erru	CM erte nCS en ( SR upt ( nasl rate ot is ot is	DD ed v S0 F CSC [CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS con (CS) (CS) (CS) (CS) (CS) (CS) (CS) (CS)	vher as I )_CI 50_C troll and inte able	n the bee MDI CME er. \ d the rrup ed.	e co n e DM DD] Whe e sta	omn xeci is c is s en	nano utec lear et, a	d fo I, as red, an	r S
													Th en the inc the int CS CS 0 =	e C able fla int erru 61_( 51_( = N[	S1 o sh o ted erru pt r CMI CMI CMI	com inte levi by f ipt is equ DDN DD s CS1	Ima ce i NDS s er est A is stat	nd- ipt r inte SR[0 is r is r set us l	don rfac CS1 led, nad t, the bit c	ie m uest ced 1_C and le to e in does d do	ask tha usir MD d wh the terr s no	t is ng N D]. nen e int upt t ge inte	S1_ ass ID_ Wh eve terre is n ener	CM erte nCS en ( r NI upt ( nasi rate ot is	DD ed v S1 F CS1 CSF con ked an	when as I _CI R[CS troll and inte able	h the bee MDI S1_0 er. \ er. \ d the rrup ed.	e co n e DM CM Whe e sta	omn xeci is c DD] en	nano utec lear is s	d fo I, as ed, set,	r S
		6				R/	W			CS	S0_  Л	BB	Th en the NE en ma an 0 =	e C able e en 0_n( 0SR able able able aske inte	S0 d of CSC [CS ed; v to tl ed a erru D_n	bad inte a p ret 0_E whe ind t ot. CS(	-blc erru bage urn BBD nev nter the	ock- ipt r s a 0]. V ver l rup stat	dete rite bac Vhe NDS t co te o	etec ect or b d-blo en C SR[ ontro f the k de	mas tha block CS0_ CS0 bller e CS	sk ( t is k er BE _BE _B _B _B _ SO_ t int	CS( ass ase or, a 3DN BD] hen BBI	)_Bl erte to is in l is o is s CS D st	BDI ed v a de idic clea set, i0_I atu	wher evic atec ared an i BBD s bit	n the e in l by , the inte M= : doo	e st terfa e inf rrup 1, tl es r	atus ace terri ot re he i	s ch d us upt i que nter	eck sing is st is rup	at s t is



	Ph	ys	ica	I A	dd				15 (1				-								NA	N	D F	las	h (	Cor	ntro	olle	er			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH M	PAGE SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT			RA_START	PG_PER_BLK	Reserved	ND_ARB_EN	RDYM	CS0_PAGEDM	CS1_PAGEDM	CS0_CMDDM		1 I	CS1_BBDM	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts			Ac	ce	SS		Na	me			De	SC	rip	tio	n															
													CS an of a ret CS NE coi sta <b>NC</b> 0 = 1 =	i1 B inte a pa urns i1_E DSR htro tte c DTE = NE = NE	ad l errup age s a l 3BE [CS ller. of th CS CS CS CS CS CS CS CS CS CS CS CS CS	Bloc pt re writ bad DM i 51_E 0T th 50_ S1_ CS1 CS1	ck D eque blo s cle 3BD e re BBI BBI cem I ba	Dete est f ck ( eard )] is CS _BB eliat D an DM ent id b	ect N that pock erro ed, set 1_E 5D s ole of clea bas lock lock	Masl t is a era or, as the t, an BBD statu ope CS1 arec sed c de c de	k (C asse se t s inte inte m inte M is is bi ratio _BE 3), a on t itect	S1_ o a dica errup errup s se it dc on o 3D i thes t into t into	_BB d wildev dev ted of is upt r t, th pes of fla nte hav se in erru	DN nen vice by en equ e ir not e so nter pt i	I) is the inte ND able lest otern ger mee ots ( oftw rupt s er	e sta erfac SR[ ed, a is r rupt nera dia, CS( vare ts. nabl	tus ced [CS and anad : is r ate a alw 0_B pel	che usi 1_E wh le tc mas an ii vays BDI fori	eck ng I BD ene the kec ster s en M a	at th ND_ ]. W ever e int ant rupt able nd	ne e nC her erru d th	nd S1 n upt
	31       30       50       52       54       53       55       54       53       55       54       53       55       54       53       55       54       53       55       54       53       55       54       53       55       54       53       55       54       53       55       54       53       55       54 <td< td=""><td><b>R].</b></td></td<>									<b>R].</b>																						
		3	3			R	/W		S	BEI	RRI	M	The inte any SB ND cor sta Sir 0 =	e sin erru y of ER SR ntro te c ngle sir	ngle the RM [SB ller. of th -bit	e-bit equ is c ER Wh e D erro	-err est leai R] is nen BEI ors a erro	or r tha trea s se SBI RR are or in	nas t is a ms , the et, a ERF stat alw	sk (S asso , as e int in in RM	BE erte ind erru terru is so bit c con t is o	d w icat upt i upt et, t loes rec enal	hen ed l req he i s no ted bleo	a s by N nab ues nte t ge by f	ing NDS led; t is rrup ener	le-b SR[\$ wh ma ot is rate	it er SBE ene de f ma an	ror RR ver o th ske inte	is d ]. W ne ir d ai errup	eteo /her nteri nd t	cted n rupt	l in

			ica 10_			res	5S				NC	OCF	र								N	٩N	DF	las	sh (	Coi	ntre	olle	ər			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPARE_EN	ECC_EN	DMA_EN	ND_RUN	DWIDTH_C	DWIDTH_M	PAGE_SZ		NCSX	Reserved		CLR_PG_CNT	Reserved	RD_ID_CNT			RA_START	PG_PER_BLK	Reserved	ND_ARB_EN	RDYM	CS0_PAGEDM	CS1_PAGEDM	CS0_CMDDM		CS0_BBDM	CS1_BBDM	DBERRM	SBERRM	WRDREQM	RDDREQM	WRCMDREQM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	?	0	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n															
			1				~~~			DDF			The ena loa NE ena ma inte gen 0 = 1 = Re Re inte loa Wh NE con sta 0 =	e w able dec SR able ide erru ad ad ad b SR ad c erru dec nen SR atro c te c e	rite- e an I int [WF ed; v to tl pt is ate a rite Data data pt r t RD [RC [RC [RC [RC [RC [RC [RC]]	data o ccc RDF whe in s ma an i data data a rec equ th a Ro DR DR DR DR DR DR DR DR DR DR data	a-ree erru Dmr REC nev nter asko nter asko nter a re eque est pag EQI EQI EQ DD a re	eque pt r nan )]. V ver l rrup ed a rrup ed a rrup ed a st n tha ge c V is ] is RD RE que	est i equid b Whe NDS t cc and ot. est i est i Inte nas t is cle set DR Q si est i	errup massiest uffeen W SR[\[ ontro the nter nter errup k (R assead eare , an EQI tatu	sk (\ tha r an /RD WR bller sta rrup pt M RDD erte data d, ti inte W is s bi rrup	WR tis DR DR DR tis tis Masl PRE va, a he i sed v a, a he i s t dc tis	DRI ass ata QN EQ] her of th ena disa k QM vhen s in nter pt r t, th es ena	erte buff lis is Wf e W blee blee ) is n the dica rrup equ e in not	ed w fer i clea set, RDF /RD d. d. d. d. use e da ated t is est tterr gen d.	ther s er an i REC REC ed to ata l by ena is n upt	n a v mpty , the inte QM i Q st Q st ND blee made	write y, as e inf rrup s se tatu ask er h SR d, a e to nas	e co s ind terro tre et, tl s bi or et ias l [RD nd the ked	mm dica upt que ne t do enal bee DR whe e int	and ted is est is est i es r ble a n EQ] enev erru	by s not an I. ver
			D			R	Ŵ		W	RCI	MD	RE	Wr ena cou Wr wh to t ma an 0 =	ite ( ite ( able nm ene the iske inte	Con com and WF ever inte ed a erru	nma ima inte l but RCM RCM rrup rrup nd t pt. com	and nd i erru ffer IDR SR ot co the	Red requ is r EQ [WI ontro stat	que equ equ M i RCN olle te o	nter st Ir t ma uest s cle MDF r. W f the ues	nter ask tha ed, eare REC /her e RI t int	rupi (WF t is as i ed, f 2] is N W DDF	t Ma RCN ass ndia the set RCI RCI REC	ask /IDF erte cate inte :, ar VIDI Q sta	REG ed w ed by rrup n int REC atus	/her y NI ot is erru QM i bit led.	n a v DSF ena ipt r is se doe	write R[W able requ et, t	e to 'RC ed, a uest he i	the MD and is r nter	RE( nad	ପୁ]. le t is

### 3.8.3 NAND Interface Timing Parameter 0 Register (NDTR0CS0)

Program the NAND Interface Timing Parameter 0 register (NDTR0CS0) to configure the setup and hold times of outputs driven by the NAND flash controller (ND\_ALE, ND\_CLE, ND\_nCS1 and ND\_nCS0) and the pulse widths and cycle times of ND\_nRE and ND\_nWE. Accesses to NAND flash devices interfaced using ND\_nCS0 and ND\_nCS1 are controlled by the settings in



NDTR0CS0. Programmable timing parameters enable the interface to a wide variety of NAND flash devices. All timing parameters in NDTR0CS0 are set in terms of NAND controller clock periods. The NAND controller clock runs at a constant frequency of 156 MHz (PXA31x and PXA30x processors) or 104 MHz (PXA32x processor). Refer to Table 57, "NDTR0CS0 Bit Definitions" and to the *PXA300 Processor and PXA310 Processor Electrical, Mechanical, and Thermal Specification (EMTS)* for frequency limitations of the NFC timing parameters.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		reserved       tCH       tCS       \$																																			
User Settings																																					
Bit	31	30	2	9 2	8	27	2	6 2	5 2	4	23	22	21	20	19	18	1	7	16	15	14	13	12	1	1 1	0	9	8	7	6	4	5	4	3	2	1	0
	re	?       0       0       0       ?       ?       ?       0       0       0       ?       ?       ?       0       0       0       0       ?       ?       ?       ?       0       0       0       ?															P																				
Reset	?	?	7	2 7	•	?	?	?	?		?	?	0	0	0	0	0	)	0	?	?	0	0	0	0	)	0	0	?	?		0	0	0	0	0	0
	Bi	ts				Ac	c	ess	;		Na	me	•		De	esc	ri	pt	ior	ı						1											
		31:22       —       —       reserved         21:19       R/W       tCH       Enable Signal Hold Time Enable signal hold time (tCH) defines the hold time (with respect rising edge of ND_nWE) of ND_nCS0, ND_nCS1, ND_ALE and ND_CLE.         18:16       R/W       tCS       Enable Signal Setup Time																																			
																		o the																			
		18:16       R/W       tCS       Enable signal setup time (tCS) defines the setup time (with respective for the falling edge of ND_nWE) of ND_nCS0, ND_nCS1, ND_ALE and ND_CLE.         18:16       R/W       tCS       Enable Signal Setup Time Enable signal setup time (tCS) defines the setup time (with respective for the falling edge of ND_nWE) of ND_nCS0, ND_nCS1, ND_ALE ND_CLE.																																			
		15	:1	4				_				_	_		res	serv	ec	ł																			
		13	5:1	1			1	R/W				tΨ	/H		Th co NE <b>NC</b>	e du mm D_n\ DTE	ura an WI :: 1 :: 1	atic nds E c ND Thi dur	on f or ycl _n\ s is atic ND	or v dat es. VE the	vhia a is hig e m or v	ch N s be h ti inin vhic	eing me num ch tl	inp is t n du ne l	WF WF urat	to f l+1 ior _n\	the 1. h th WE	NA at i	ND s gu higl	fla uara n is	sh an gi	tee reat	d. d.	ce ir The tha	n m ma n t\	axi VH	num
		1(	D:8	8			I	R/W				ťΨ	/P		Th co NE	D_n <sup>\</sup> le di mm D_n <sup>\</sup>	ura an WI	atic nds E c	on f or ycl	or v dat es.	vhio a is	ch N s be	ing	inp	out	to 1	the	NA								ult	ple
															_	DTE			_n\	NE	ass	sert	ion	tim	ie is	s t\	NΡ	+1									
			7					_				_	_		res	serv	ec	ł																			

#### Table 57: NDTR0CS0 Bit Definitions

			ica 10_			res	5 S				N	DT	R0	cso	)						N	AN	D	Fla	sh	ו C	on	tro	lle	r			
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	0 19	18	17	16	15	14	13	12	11	1(	) 9	8		7	6	5	4	3	2	1	0
	re	sei	ve	d							tC	Η		tC	S		reserved		t۷	/H		t١	ΝP			reserved	etRP	tR	Н		tR	Ρ	
Reset	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	?	?	0	0	0	0	0	0		?	?	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•	_	D	esc	rip	otio	n			1													
			6			R	/W			et	RP					l tRF the	-	B fo	or th	ne tl	۲P	val	ue.										
		5	:3			R	/W			tF	RΗ		Tł	ne d	ura :: (1 d th	high tion ) NE uratione NI ne DI	for \ D_nl on t D_n	whio RE hat RE	ch N higl is g is h	n du juar nigh	ırati ant is ç	ion eec grea	= tl I. T atei	RH+ he i tha	+1. ma an 1	; (2 xim tRF	:) Ti num 1 N/	his i n du ANE	s th rati D cl	ne m on f	ninin or w	nun /hic	n :h
		2	::0			R	/W			tF	٢P		Tł W	nese nich	3   NE	puls bits i D_nR D_n	n co E is	onju s as	ncti seri	ted	low	-							ne t	he c	lura	tion	n for

# 3.8.4 NAND Interface Timing Parameter 1 Register (NDTR1CS0)

The NAND Interface Timing Parameter register 1 (NDTR1CS0) can be programmed to set the timing information for read, status read, and read-ID commands. Accesses to NAND flash devices interfaced using ND\_nCS0 and ND\_nCS1 are controlled by the settings in NDTR1CS0. All timing parameters in NDTR1CS0 are set in terms of NAND controller-clock periods. The NAND controller clock runs at a constant frequency of 156 MHz (PXA31x and PXA30x processors) or 104 MHz (PXA32x processor). Refer to Table 58, "NDTR1CS0 Bit Definitions" and to the *PXA30x Processor and PXA31x Processor Electrical, Mechanical, and Thermal Specification* for frequency limitation of the NFC timing parameters.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



			ica 10_			res	5 S			NDTR1CS0											NA	NI	) F	las	sh	Co	ntro	olle	er					
er ttings																																		
t	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	tF	8															re	ser	ve	d					tν	tWHR			tΑ	R				
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	C		
	в	its			Access				Na	me	•		De	SC	rip	tio	n																	
			:16				/W			ſ	R		reads. This delay depends on the w NDTR0CS0[tCH] in addition to tR p NOTE: Delay = (tCH + 1) + (tR+2) NOTE: The ND_RnB signal is not r high transition) during read ensure that tR is programm timing requirements for ND.									ND_nWE high and ND_nRE low for In the value programmed in to tR programmed value. tR+2) Is not monitored by the controller (low tr g read operations. Software needs to grammed correctly to meet the NAND or ND_nRE assertion timing. The RDY hen the device becomes Ready but the												
	15:8 —								_	_		res	erv	ed																				
	7:4 R/W									<ul> <li>tWHR ND_nWE High to ND_nRE Low for a Read Statu For a read-status or read-ID commands, ND_nW Low Delay (tWHR) specifies the delay between of ND_nWE and assertion of ND_nRE.</li> <li>NOTE: The actual delay between ND_nWE de-a ND_nRE assertion is tWHR+1 NAND cor as long as tWHR is greater than tAR + tO below.</li> <li>NOTE: (1) Delay = (tCH + tAR+2) if (tAR + tCH) &gt; (tWHR+1) if (tAR + tCH) &lt; tWHR; (3) Th duration that is guaranteed. If the DFI but SMEMC during this time the delay will be</li> </ul>										/Eh de-a assentro CHa >= t\ iis is s is	nigh asse ertio Iler as c WH s the gra	to l ertio n ai cloo lesc R; (2 e m inte	ND_ n of ck c ribe 2) D	ycle d ela	es									
	3:0 R/W							tA	٨R		Fo Lov and <b>NC</b>	raı wdo das <b>)TE</b>	read elay sser : Th NI lor be : (1 (tV du	r (tA ne a D_n ng a elow ) De VHF	atus R) s ctua RE as t\ 2 elay R - 1 on 1	s or spec ND <u></u> al de ass WHI = (1 cCH	rea cifie _nR elay serti R is tAR ) if ( is g	d-IE es th E. / be ion i in't ( (tAF gua	D co ne d stwe is tA grea if (i R + <sup>-</sup> rant	en AR+ Ater AR CH	nano / be 1 ND 1 N tha + t ) <	twe _AL IAN n t/ CH) tWI the	en E c D c \R   >= - R; DF	ALE de-a de-a contr + tC = tW (3) T bu I be	sse olle H a HR; Thi s is	rtior r clo s do (2) s is gra	n o n an ock esci De the inte	f ND id cycl ibeo lay : min	)_A les d =	a				

#### Table 58: NDTR1CS0 Bit Definitions

# 3.8.5 NAND Controller Status Register (NDSR)

The NAND Controller Status register (NDSR) contains bits that signal flash ready status, bad-block detected, read-data-error conditions, data-read/write requests, completion of a page, and command.

Copyright © 2009 Marvell

Unless masked, each of these hardware-detected events signals an interrupt request to the interrupt controller. Once set, each of the status bits is cleared by writing 0b1 to the corresponding bit position. Writing 0b0 has no effect on the status bits. Each of the NDSR bits signals an interrupt request as long as the bit is set and the corresponding interrupt is not masked. Once the bit is cleared, the interrupt is cleared.

NDSR status bits are set in both DMA and non-DMA modes of operation, and they can be polled and cleared by software in either mode. Refer to Table 59 for details.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		-	ical 10_0			5 S				NC	DSF	र								N	٩NI	DF	las	h (	Cor	ntro	olle	ər			
User Settings																															
Bit	31	30	29 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	re	ser	ved																	RDY	CS0_PAGED	CS1_PAGED	CS0_CMDD	CS1_CMDD	CS0_BBD	CS1_BBD	DBERR	SBERR	WRDREQ	RDDREQ	WRCMDREQ
Reset	?	?	??	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts	II	A	cce	SS		Name				De	sc	rip	tio	n		1		1			1		1						1
		31	:12		-	_				res	serv	red																			
												inc fla: cle bit lov fla: 0 = 1 = <b>NC</b>	lica sh-r arir is u v-to sh c = Th = Th <b>DTE</b>	ting reacting the production of the product of the	the dy c he f atec h tr ce. a ac ac ac ac ac ac ac ac ac ac ac ac a	e rea ond lash I co ans dy/E dy/E RnI e (re rer ii s to co R re I is ing ier ii	ady lition n-de ntin ition Busy Busy Busy Busy Busy Busy Busy Busy	//Bu stat n ca evice iuou n, re /_ ir /_ ir / ir / ir /_ ir /_ ir /_ ir /_ ir /_ ir / ir / ir / ir / ir / ir / ir / ir /	te e an b e-re isly ega npu l is he ( ne l arec ut c s se ed o de. et if	ntry e pr eady ead rdle t ha t ha pulle Cloc b, th d, sc f a l et if r if t Cor the	of f rogr intentions of some some some some some some some some	flasi ami erru me of th of th ot tra ansi ow ( onti dge calse solv solv	h de mec pt n NAI e ty ansi tion oriole det e Rr ver 1 o-hig 3 sig y, th	evic I to nas ND_ pe itior ed it r to er ar ect mod gh t gnal e R (-to-	e(s) cau k (R _Rn of c from end from end from edge de, f rans sta DY higl	The set as the set of	ne N an in M). put man w to g ar er N pad ansir RD' n of l lov of th nB t	IAN nter Thi ma id s w tco hig ny L Man I reg tion Y bi f the v pr ne N gran	D rup s st kes ent o hig jh ow age giste is r t of Rr ior t NDS sitic	atu: a to ti pov me a not the nB o iR	s he ver nt Iso

#### Table 59: NDSR Bit Definitions



	59: NDSR Bit Definitions (Continue Physical Address NDSR 0x4310_0014												र										NAND Flash Controller												
	0 x	43´	10_0	00	14		1											_					1	_							1				
User Settings																																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	re	ser	ved	I																		RDY	CS0 PAGED	1	SO CMDD	5	so	s.	BERF	E CO	WRDREQ	RDDREQ	WRCMDREQ		
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	, .	?	?	0	0	0	0	0	0	0	0	0	0	0	0		
	Bi	ts			Access				Na	me		De	esc	rij	otio	n																			
						access and ECC. CS0_PAGED is no a program command results in a failu read ID, read status, and erase comm be programmed to cause an interrup interrupt mask (CS0_PAGEDM). 0 = The current read/write transaction a page boundary. 1 = The current read/write transaction																													
	9				R/Write 1 to clear D							GE	1 = The current rea page boundary.								to f ac ECC omi set f cor pag is b only sh s. T poits D_S edia atus R b te t	flas cce: C. C mai for i nditi ge- its i ouli The do SR k itely s co it fo	th d ss i SS1 nd i rea on doi (CS r a d b foll no of foll y fo point fi sac	evia nclu_P/ esu d IE car ne i S0_I pag owi t ge or e IIow nan nis i rtior	ce(s udin AGE ults ), re be nter PAC reac d. reac d. reac n or	in a g a construction in a con	terfa ny u s no faili statio gra t ma ed c when k ar r eras omn eras atus 0_n(	aced Iser Iser Iser Iser Iser Iser Iser Iser	d us - de t if a . The and ed t (CS S1_ mar ey g d ca ds command	ing fine an a e era o ca 1_F PAC nd lil jet s an b mar and. s nc	ND_ d se ause PAG SED ke r set f se us nd s	_nC -sta e an EDI )) ead or sed hou ach	S1 tus M). or so Id ed		

							S	S				NI	DSF	र									NA	۱N	DF	las	sh (	Coi	ntr	olle	ər			
User Settings																																		
Bit	-	1			8 27	26	5	25	24	23	22	21	20	19	18	17	16	15	14	1	3	12	11		-	8	7	6	5	4	3	2	1	0
	re	sei	ve	d																			RDY	CS0_PAGED	PAG		S1		S1	DBERR	SBERR	WRDREQ	RDDREQ	WRCMDREQ
Reset	?	?	?	?	?	?		?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts	1		Α	cc	es	5 S	1	Na	me	ė		D	esc	rip	tic	'n								1								
	tings       a <th>clea set lasi l. Fo inte vith cess sfull</th> <td>h de or a erruj the avic sfull</td> <td>y the Re ot ne y</td> <td>e e set</td>		clea set lasi l. Fo inte vith cess sfull	h de or a erruj the avic sfull	y the Re ot ne y	e e set																												
						C	le	ar						ex cc af cc NI In im cc ra cc 0 cc 1	tecu omp ter a ondifi D_n the omm the omm ther omm = Th omp	tion leteration CS case diate diate and that and that and that and that and that and that and that and that and that and that and that and that and that that and that that and that that and that that and that that and that that and that that and that that and that that that that that that that tha	of d su ogra car l cc ely f aft d so d. om d.	the ucce am/ b b mm f a f t a f t w a f t w a s ing a ilu man	con essf eras pronand Res r th he F are g the re to	nn iull se ogi d-c set e l Fla mi e ( o c	nan ly. ( col ram dor t co NF( ash ust CM do s	d s mr me mr C s eit DE so tio	sen 1_C man ed mar mar sen cecu ther D st can	t to CME to c sk ( ds t utes po atus pro	the DD i etur aus CS FFr he the the b b du D_r	flas is no ise a 1_C i) C con e Re va efore ce i nCS	IDD sh d ot se a fai n in MD S1_ nma eset it fo e pr unpi i1 h	evic et if ilure terr DM _CM _CM _CM _CM _CM _CM _CM _CM _CM _C	ce(s an a e. C- upt ). IDD to th mm e R edir ctab	) or auto omr by c is s ne F anc DY ng v ble t succ	n NE sta mar clea set flas f. Fo inte vith peha cess	D_n atus ad-d uring h de or a erruj the avic	CS <sup>2</sup> che one the vic Re ot Re ot ne	eck e e set

### Table 59: NDSR Bit Definitions (Continued)



		nys (43			dd 14	res	55				NC	DSF	ł								Ν	A	۱D	F	las	h (	Coi	ntro	olle	er			
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	! 11	1	0	Э	8	7	6	5	4	3	2	1	0
	re	ser	ve	d			-	-		-			-			-			-				DU_FAGE	CS1_PAGED	CS0_CMDD	CS1_CMDD	CS0_BBD	<b>D</b>	DBERR	SBERR	WRDREQ	RDDREQ	WRCMDREQ
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	C	) (	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	esc	rip	tio	n																
						cle	ear						sta inte ba by (C the NE an Be mu 0 =	itus erfa d-bl cle S0_ e 16 DCF y or cau ist r	rea lock arin BB bit [DV ne c nse l nar o ba	id a l usi de g th DM NF VID of th both k th	fter ing tect ie N ). W C D TH C D TH C D the tw n fla e co lock	a p ND_ ID_I /her /FI b _M] vo d sh c orre	rog _nC ndit nCS n tw bus = 0 levi devi spo enc	ran CSC ion SO ( (N (N)) u ces ice: ond coul	n/er cai bad 3-bit DC sing s re s ar ing ntei	as uri -bl -bl R[[ g N sul e a blc red	e o ns a e p ocł AN DW ID_ its ii dd ocka wł	pera pro c de D f ID n th res s a nile	rational rog gran teteo flas TH_ SO ne ( sec s n s n s n	on t ram mm ct in h de _C] , a   CSC d at con-v	o fla n/er ed t atern evic = 1 prog D_B the valie	us b ash ase co ca rupt es a and grar BD san d. ase on	dev fail aus ma are d n/er bit ( ne t	vice ure e ar isk inte rase gett ime ND	(s) . A n int erfac e fai ing s, so nC	erru ed lure set. ftwa	upt to in are
		ł	5		R/		te 1 ear	to	C	S1_	BB	BD	Th sta inte ba by (C: the NE an Be can 0 =	e N atus erfa d-b cle S1_ e 16 DCF y or cau n m	D_r rea lock lock arin BB -bit [DV ne c lse   ark o ba	id a l usi g th DM NF VID of th both the	1 b fter ing tect ie N C D TH C D TH con fla	ad-t a p ND_ cor ID_1 /her VFI t _M] vo d sh c rres	oloc rog _nC ndit nCS n tw bus = C levi devi gor enc	ck c ran CS1 ion S1 (N (N (N)) u ces ice: ndir cou	lete n/er rei cai bad bad b DC sing s rei s ar ig b ntei	as uri bl N R[[I g N sul e a loc	e o ns a e p ock AN DU_ ts ii dd ks wh	pe a p ro D f D f ID nC nC as as	rational rog gran eteo ilas TH_ SS1 SS1 SS0 no	on t ram ct in ct in h de _C]= , a   _BI d at n-va write	o fla n/er ed t tterr evic = 1 prog 3D the alid e/er	us b ash ase o ca upt es a and grar bit g sar sar ase o n	dev fail ma ma are n/er getti ne t	vice ure e ar sk inte rase ng : ime	(s) . A n int erfac e fai set. e, so nC	erru ed lure ftwa	upt to in are

		nys :43				res	6 S				N	S	R									N	A٨	ID	Fla	sh	C	on	tro	olle	er			
User Settings													I																					
Bit	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	7 16	15	1	14	13	12	11	1	0 9	8	7	7 E	5	5	4	3	2	1	0
	re	ser	ve	d																		RDY					ຊ ບ ເ	CS0_BBD	CS1_BBD	DBERR	SBERR	WRDREQ	RDDREQ	WRCMDREQ
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	1	?	?	?	0	0	0	0	(	) (	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		De	esc	ri	ptio	on																	
													co do W (C reg ac the as 0 =	ndit uble hen S0_ giste tion e ble inv = Ne sti = De	ior e-b a _BE ers in ock alio o d rea out	in a n ca nit er dou 3D, (NI this ad d. doub nms oble-h ums	n be ror ble- CS1 DBB sce dres le-b	e p mi bit I_ SR SS it (	oro asl BE x) ari tha	gra k ([ sroi 3D) are o. : at r	amn DBE r is are are Sof retu is e	ned ERR dete no t up twai rnee	to RM) ect of s oda re d e oun	cau ed, et a ited cou error	the nd . So Id ro neo	an ba NA oftw eac us	inte Id-b ND /are I NE data	erru loc co e m DC a a	ipt b ontriust Bx i nd i he p	ete ol E tak regi mai	ct b Bad ce c iste rk th e re	its Blc orre rs to nis b ead	y the ock octiv o ge oloc data	re et sk a
		:	3		R/		te ´ ear	1 to	Ę	SBE	ERF	2	Th de co sir 0 :	ie si itect ndit ngle = No sti = Co	ing ior -bi o c rea	it (C le-b in a t err orre ams. ecta stre	it er any n be or n ctat ble	ro or p na ole	or (\$ bro oro isk e e	SB oth gra (S rro	ER of 1 mn BE r is	R) s he i ned RRI enc	rea to M). cou	id d cau nte	ata ise red	str an in a	ean inte any	ns. erru of	A s upt I the	sing by c pa	jle-k clea ge	oit e ring read	rror j the d da	Э
		2	2		R/		te ´ ear	1 to	W	'RD	RE	Q	Th co an pro ma 0 = 1 =	ie w mm d da ogra ask = No	vrite an ata am (W o w urre	ita F e-da id is i but mec /RD /rite ent	ita-r loa fer i I to RE( to t	eq is ca QN he	que edi en aus A). eda	into npty se a ata	o th y. T an i bu	e Na he v nter ffer	AN wri rup is	ID fl te d ot by requ	ash ata / cl	rec rec ear d.	ontro que: ing	olle st s the	er co stati e wr	omr us I rite-	mar bit c dat	nd b :an a-re	uffe be eque	est

### Table 59: NDSR Bit Definitions (Continued)



Table 5	9:	N	DS	RE	Bit I	Def	ini	tio	ns (		onti	inu	ed)	)																				
		hys x43				re	5 S				NI	DSI	R									N	AN	D	Fla	asl	n C	Cor	ntro	olle	ər			
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	4	13	12	11	10	9	8	;  ·	7	6	5	4	3	2	1	0
	re	se	rve	d																		RDY		20		so	CS1_CMDD	CS0_BBD	CS1_BBD	DBERR	SBERR	WRDREQ	RDDREQ	WRCMDREQ
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	1	?	?	?	0	0	0	C		0	0	0	0	0	0	0	0
	в	its			A	cce	SS		Na	m	e		De	sc	rip	otic	on																	
						cl	ear						bu SF rea loa the 0 =	ffer PAR ad-s	is I E_I stat d w mn o re	oac EN us c ith t nan ad	led is s oper the d. fror	wi et) rat reo	th a ) of tion que	a c rea is, l este da	om ad RD ed i	plet data DR num	te p a fo EC nbe er i	or a is r of s re	e (i rea set re re	ncl ad wł ad	udi ope nen da	ing erat n the	et w spa ion. e da syte:	re c Fo ata t	data r re ouff	if ad I er is	D a s	
			0		R	/Wr cl	ite <sup>2</sup>		W	-	MD Q	RE	Th on cou • • • Wr cle 0 =	e of mm NI Th of cc Af ne rite earir earir	rite f the and DCI ne F any omn ter ext o con t g t o w	-co e fo d to R[N Rea y co nan the corr nma he	mm the D_I dy/I omn d) b cor nma and writ e to	iar /in RL Bu na bit re e-o the	nd-i ig c IAN JN] isy_ nd set bleti con e co	req ID IS (F exc , tc ion IC) est nm om	diti flas set R/B cep th of bit can ima	ons sh c an _) i t re e a rea : se n b d re nd	is on d th npu ad ddr d-l t. e p qu bul	me troll ne c ut is ID ess D o rog est fer	t, ir er com as and ed r re ran ma is r	ndic cor nma sse d re N/ ead nma sk req	eati nm anc rteo ead ANI -sta ed (W uire	ing iand d bu d lo l sta D fli atus to c /RC ed.	us I a re d bu iffer w a atus ash s co caus CMD	eque iffer is e fter dev omm se a DRE	est f emp the ith 3 vice nand QM	to w tra (ne ds w terr	rrite nsfe ext vith upt	a er

# 3.8.6 NAND Controller Page Count Register (NDPCR)

The NAND Controller Page Count register (NDPCR) can be read to determine the completed number of pages for multi-page program/Read operations. Writes to NDPCR are ignored. See Table 60, "NDPCR Bit Definitions" for details.

This is a read-only register. Ignore reads from reserved bits.

					Add 018	res	55				N	OPO	CR	2							N	A N	D	Fla	sh	Co	ntr	oll	er			
User Settings Bit	31	30	29	29	8 27	26	24	5 24	23	22	21	20	10	9 18	17	16	15	14	13	12	11	1(	n a	8	7	6	5	4	3	2	1	0
Bit			2.3			20	2.		20						Ľ		, 13	17		12	Ľ			Ŭ	1							
	re	se	rve	d							PC	G_C	CN	IT_1			re	sei	rve	d							P	G_(	CN	т_С		
Reset	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0
	Bi	ts		_	Na	ame	e		Ac	ce	SS	1	D	esc	rip	tic	on				1							_				
		31	:22			_	_			_	_		re	eserv	ed																	
		Bits Name A 31:22 — 21:16 R 15:6 — 1					in gi Ta co fii pi a so co	he pa iven able omm nishe rogra page oftwa orrec alues	tes f NAN 65) and ed. F ind ind ind ind thy a	the ND mu I. T PG dica can and	e nur flas ust b he p _CN d or r ates n rea d the	nbe h-co bage IT_^ eac a fa d th	er of onti et fo e co 1 is d. H ailu nis \ et N	<sup>a</sup> pag rolle or a bunt incl incl re, l valu	ges mu get rem ever PG_ e to	co omi Itti- ts r en c, if _Cf o fir	mpl mar pag ese ted the NT_ nd o	eteo nd. 1 e pr t wh afte stat 1 is ut th	l (pi NDC ogr ien r ea tus not ne la	rogr 2B0 am a co ach che inc ast	amr [AU or n omn pag ck a rem pag	meo TO nult nan e of ifter ient e pi	d or _RS i-pa d ex f da f da rogr	rea ge i kecu ta is ogra and amr	ee eao itio mm	d n is ning d						
		1	5:6			-	_			-	_		re	eserv	ed																	
		5	5:0			I	R		P	G_C	CNT	_0	P th M T P re in re th	age age IAND IAND ust t G_C ead. I ndicat ead th nen s able	cour mbe flas pe s age NT_ How tes a nis v	nt f er ( sh et co _0 vev a f vev a f	for F of pa conf for a punt ( is ind ver, if ailur ue to	lasi ages roll gets crer f the e, P o fin	h D er c ulti- s re mer e st PG_ id o	evic omp com pag set nted atus _CN out th	e o lete mar e pr whe afte s ch T_0 he l	n N ed ( nd. rog en e ec ec is ast	ND_ ND ram a co each k af not	nCS grar CB( or omm pa ter p incl ge p	SO ( nme D[Al mul iand ge o prog rem	PG_ JTC ti-pa d ex of da ram	_CN or re 0_R age ecu ata i omir ed a	ad) rea tior s pi ng a ind d co	for see d c is rogr pa soff orre	a gi Tak omn finis rami ge twar ctly	ver nan hec nec and	n 65 d. d. d or an d

### Table 60: NDPCR Bit Definitions

# 3.8.7 NAND Controller Bad Block Registers (NDBBRx)

The NAND Controller Bad Block registers (NDBBR0 and NDBBR1) hold the bad-block information when a bad block is detected. NDBBR0 holds the bad-block information for a bad- block detected for a device interfaced using ND\_nCS0 (NDSR[CS0\_BBD] is set). Similarly, NDBBR1 holds the bad-block information for a device interfaced using ND\_nCS1 (NDSR[CS1\_BBD] set). Refer to Table 60, "NDPCR Bit Definitions" for details.

These are read-only registers. Ignore reads from reserved bits.




	0 x	43	ica 10_ 10_	_00	1 C	res	6S				N	DBE	BR:	x							N	۹N	DF	las	sh	Co	ntr	oll	er			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Ba	d	Blo	ck	In	for	ma	tio	n																_							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts	1	1	Ac	cce	SS	1	Na	me	)	1	De	esc	rip	tio	n	1	1		1								1	1		
		3	1:0				R				Blo		AE in an WI NE reg	DDR a ba d A hen DSR giste t the	lock 25, A DDF a b 2 ge ers, e ba alid.	DE loci R2 t ad l ts s use id-b	R4 k de bloc et), es th locl	, AE etec leas k is soff ne re k ad	DDF tion st si de twa twa elev Idre	R3, a gnif tect re r vant ess,	and DDF ficar ted ead t po and	AD R5 c nt b (the s th rtior d ma	DR occi yte CS ie C ns c ark	2 fo upie in N S0_I sorre of th thes	or these the NDB BBI espected se base	e co ie n DR D or ondi ad-b	omm nost x. CS ng I ploc ks a	nano sig 1_E NDE k in iddr	d th nific 3BD 3DF forr	at re cant bits Rx nati	: by s in on t	te

### Table 61: NDBBRx Bit Definitions

## 3.8.8 NAND Read Enable Return Delay Register (NDREDEL) (PXA30x and PXA31x Processors Only)

The NAND Read Enable Return Delay register (NDREDEL) is used to specify the amount of delay added to the latching edge of ND\_nRE during Reads of NAND devices. The Return Clock Unit consists of a chain of eight programmable delay units. The bits of NDREDEL are input to the Return Clk Unit to program these delay units and also to select which delay unit output is used to latch Read data. Bits 31 to 28 are reserved. Bits 27 to 24 are used to select the preferred delay unit output. Bits 23 to 0, divided into eight sets of three successive bits each, store the information for controlling the amount of delay for each of the eight delay units, respectively. Table 62 shows a mapping of expected delays introduced by the Return Clock Unit given different values for NDREDEL[27:0].



### Table 62: NDREDEL Bit Definitions

				I A 00		res	s				NC	DRI	EDE	EL							N /	NC	) F	las	h (	Coi	ntr	oll	er			
Jser Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	reserved		d_re_sel				d_re_del_7			d_re_del_6			d_re_del_5			d_re_del_4			d_re_del_3			d_re_del_2			d re del 1			d re del 0	 	
Reset	2		۳ ?	2	2	•	0	0	ء 2 0	0	0	ء 2 0	0	0	ء 2 0	0	0	ء 2 0	0	0	ء 2 0	0	0	ء 2 0	•	0	ء 2 0	0	0	2 0	0	0
esei	? Bi	?	ſ	?	0 A c	0	0 55	U	-	u me	-	U	0 De	-	-	0 tio	0 n	U	U	U	U	U	U	U	0	0	U	U	U	U	U	U
													0b <sup>2</sup> 0b <sup>2</sup> 0b <sup>2</sup> 0b <sup>2</sup>	101 101 110 110 110 111	0 - 1 - 0 - 1 - 0 - 1	Use Use Use Use Use Jse	DF DF DF DF DF	_n[ _n[ _n[ _n[	RE ( RE ( RE ( RE ( RE (	out out out out out	of ti of fo of fi of s of s	hird ourtl fth c ixth eve	del h de dela del nth	lay e elay ay e lay e dela	eler eler lem eler ay e	men eme ient nen elen	t nt it					
		23	:21			-	_		nd	_re_	_de	I_7	Bit	s[23	3:21	] sp	eci	fy tł	ne d	lela	y of	the	eig	hth	de	lay	unit					
		20	:18			-	_		nd	_re_	_de	I_6	Bit	s[20	):18	8] sp	eci	fy tł	ne d	lela	y of	the	se	ven	th c	lela	y ui	nit.				
		17	:15			R	/W		nd	_re_	_de	I_5	Bit	s[17	7:15	i] sp	eci	fy th	ne d	lela	y of	the	six	th c	lela	y ur	nit.					
		14	:12			R	/W		nd	_re	_de	I_4	Bit	s[14	1:12	2] sp	eci	fy th	ne d	lela	y of	the	fift	h de	elay	uni	it.					
			:9			_	_						Bit	-	-												nit.					
			:6			-	_		_				Bit	-	-	·																
		5	:3			R	/W		nd	_re_	_de	1_1	Bit	s[5:	3] s	pec	ity t	ine	dela	ay c	of th	e se	COI	nd c	iela	y ui	nit.					

### Table 62: NDREDEL Bit Definitions (Continued)

### Table 63: NDREDEL Mapping of Register Value to Typical Delay

NDREDEL[27:0]	Delay(ns)	NDREDEL[27:0]	Delay(ns)
0x0000000	0.000	0xC000924	4.099
0x8000000	0.451	0xC001924	4.202
0x8000001	0.554	0xC002924	4.320
0x8000002	0.672	0xC003924	4.427
0x8000003	0.779	0xC004924	4.560
0x8000004	0.912	0xD004924	5.011
0x9000004	1.363	0xD00C924	5.114
0x900000C	1.466	0xD014924	5.232
0x9000014	1.584	0xD01C924	5.339



NDREDEL[27:0]	Delay(ns)	NDREDEL[27:0]	Delay(ns)
0x900001C	1.691	0xD024924	5.472
0x9000024	1.824	0xE024924	5.923
0xA000024	2.275	0xE064924	6.026
0xA000064	2.378	0xE0A4924	6.144
0xA0000A4	2.496	0xE0E4924	6.251
0xA0000E4	2.603	0xE124924	6.384
0xA000124	2.736	0xF124924	6.835
0xB000124	3.187	0xF324924	6.938
0xB000324	3.290	0xF524924	7.056
0xB000524	3.408	0xF724924	7.163
0xB000724	3.515	0xF924924	7.296
0xB000924	3.648		

### Table 63: NDREDEL Mapping of Register Value to Typical Delay (Continued)

# 3.8.9 NAND Controller Data Buffer (NDDB)

NAND controller data buffer (NDDB) is the read/write port of the NAND controller data buffer. NDDB is the source for Read-data DMA, and the destination for Write-data DMA. In DMA-Disabled mode, the PXA30x processor or PXA31x processor can access NDDB. Only four byte Writes and four byte Reads are supported for core accesses to NDDB. Read/write operations to NDDB must occur in the following order: The first Write corresponds to the lower four bytes of the data buffer and the following operation corresponds to the upper four bytes. Refer to Table 64 for details.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

			ica 10_			res	5 S				N	DDE	3								N	ANI	) F	la	sh	Co	ntr	oll	er			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	N/	٩N	DF	las	h I	Dat	a																							_		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts		1	Ac	ce	SS		Na	ame	•		De	esc	rip	tio	n	1	1	1												
		3	1:0			R	/W		N		D fla ata	sh	Hc	olds	the	wri	te/re	ead	dat	a												

### Table 64: NDDB Bit Definitions

# 3.8.10 NAND Controller Command Buffers (NDCBx)

The NAND controller-command buffers (NDCBx) hold the command currently being executed by the NAND flash controller. NAND controller-command buffer 0 (NDCB0) is the destination for command DMA. Set up command DMA to transfer 12 bytes of command to NDCB0. First four bytes are loaded to NDCB0, next four in NDCB1, and the last four bytes are loaded to NDCB2. In DMA-disabled mode, the core can write the 12 bytes of commands directly to NDCB0, four bytes at a time, which results in NDCB0, NDCB1, and NDCB2 registers getting loaded with four bytes each as explained

previously. Each of the NDCBx registers can be read individually. Writes to NDCB1 and NDCB2 are ignored.

### 3.8.10.1 NAND Controller Command Buffer 0 (NDCB0)

The NAND controller-command buffer 0 (NDCB0) holds the commands (CMD1, CMD2) to be sent to the NAND flash device and command-control (CMD\_CTRL) information. Refer to Table 65 for details.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

		nys 43				res	S				NC	CE	30				_					N	AN	DI	Fla	s	h C	01	ntr	oll	er			
User Settings Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 '	12	11	10	9	8		7	6	5	4	3	2	1	0
	re	ser	ve	d			AUTO_RS	CSEL	CMD_TYPE			NC	DBC	ADDR_CYC			CI	MD:	2								CN	D	1					
Reset	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0		0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	n																	
		31	:26			_	_			_	_		res	erv	ed																			
													che cor che sta dati opo bao Se inc Se inc sup for rea sec $\mathbf{NC}$	ecki mm eck tus- a is erat d-bl t Al opro pro od-s que s TE	ng ( and is p rea ; ch ion ock JTC g Al ect ( rts a ogra tatu nce : Al rea o au m/e	of the (0x perfected data ecket and -defected data -defected data	ne p 70) primata ed l l in sect l s fc p_R ratic ad-s ras pmr page atic e	orogo. W ed. is n by t the ed l or pl S fa con t stat e co mar S m ima ) to ge p c rea	yra /he Whot bit bit or or or or or or or or or ad	m/ he NI ase gra cor the cor as st b ls ( nsu gra st b	era AU n a FC FC e of ure the besi (wh ure am atu	ase JTC auto en ; fo f a up f a us f a up f a u f a up f a up f a up f a up f a up f a up f a up f a u a up f a up f a u a u a u a u a u a u a u a u a u a u	sta )_R pma into r th failu dat ase ods . If nd ext for NE at th ed com	tus S is atic e s ure ed oth the diff d in col mu DCE por re ma	s by s cl sta e di ucc the in N ere iclu mm llti- 32[ 32[ bag ead nd	ris eautu ata eau ND that AN de a Pa e o ex	suii ar, n s ch a bu s o ppr SR i-pa an ti fror e the nd ii ge p ge_ cou	ng o a ffe f pi opi (Ta ge as as a n 7 a n 7 a n 7 a n 7 a n 7 a n 7 a n 7 a n 1 c c o nt i	a re auto ck is r. Tl rogr riate cor se n h de 70h, ppro gra gra gra s in a	eac ma is pe he car e 5 mr a cle opr cor is or fter	I sta atic s erfor stat n/era 9). nanco e u ear , iate nma and Tabl	tus statu me us-i ase ls o sult sec AUT nd mul e 63 ntec	us d, read in I FO_ ti-p 7) is d af	RS age s ter
		2	24			R/	Ŵ			CS	EL		The ND 0 =	e C )_n( : NE	CS1 D_n		be ) is	act ass	tiva ser	ate tec	d f d fo	or or t	the he a	cor acc	nm ess	ar s.	-				CS0	or		

### Table 65: NDCB0 Bit Definitions



					Add 948	res	5S				N	DCE	30								Ν	NA	NI	) F	las	sh	Co	ntr	ol	er			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 12	2 1	1	10	9	8	7	7 6	5	4	3	2	1	
-	re	ser	ve	d			AUTORS	SEL	MD_TYPE			U	BC	DDR_CYC			CI	MD:	2							C	CMD	1					
-	?	?	?	?	?	?	o Al	0 0	รี 0	0	0	z 0	В 0	0 AC	0	0	0	0	0	0	0	)	0	0	0	0	) ()	0	0	0	0	0	
-	Bi	ts			Ac	cce	SS		Na	ame	•		De	SC	rip	tio	n																
-													Ob Ob Ob Ob Ob Ob	mm DTE 0000 001 010 011 100 101 Oth	and ex re ex - R - R - R - R - R - R	). o da ecu que ade eac rog ras eac tatu ese valu	ata t uted st ( uted uted t ram e I ID us R et ues	ran I. Th see DM/ I.	sfe ne : Ta A r /rite	er oo NDS able nod	cu SR 59 e c	urs bit ) a	wh ts fo are	ien or re not	era ead	se -da t a	02 if f e or re ata re and D nen th	eset eque MA	: co est re	omm anc que	iand I wri sts a	s a te-c are	da n
		2	20			R	/W			Ν	С		Th val coi Th cle 0 =	e ne id c ntro e la ar. = No	om ller st c	com mar ma omi	nma nd f kes mar	ollo the nd c ma	win e no of a nd	ng ti ext o a coi foll	ne con mm	cu mm nar	rre nan nd	nt c d E seq e c	om MA uer urre	ma re nce	es the and. eque e mus t com	The st if st h ma	the ave	ANE e NC e the	) fla C bit	sh is :	se
		1	9			R	/W			DE	BC		Th coi DE 0 =	e do mm SC r = Cu	and nus irre	le-b inv t be nt c	yte olve cle omi	con es t ear f mar	nm he for nd	tran trar a si is a	nsfe ngl sir	er le-l ngle	of t byt e-b	wo e c yte	cor omi coi	nn na nr	) indio mand and. mand mand	s to					

### Table 65: NDCB0 Bit Definitions (Continued)

					Add 048	res	5S				N	DCE	30								Ν	A	ND	F	las	sh	Co	nti	ol	ler				
Jser Settings																																		
Bit	31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	1	6 15	14	13	3 12	11	1	0	)	8	7	6	5	4	3		2	1	0
	re	sei	rve	d			AUTORS	CSEL	CMD_TYPE	I	I	NC	DBC	ADDR_CYC	1		CI	MD:	2						1	C	MD	1						1
eset	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	) (	)	0	0	0	0	0	0		0	0	0
	Bi	ts			A	ce	SS		Na	me	;		De	esc	rip	ti	on									_								_
_													in cy Re AE se igr	whic cles ad- DR nt to nore	ch th are Id. I 1, <i>F</i> o the d (s co	he e 1 Fo AD e fi see alic	cles ( NAN to 5 or exa DDR2 lash c e Sec d valu	ID f for imp , AE devi ctior ue f ds is	ilas N/ Ie, DD ice n 3 or a s 0	sh is AND if A R3, a in s .8.1 add	to DD anc 0.3) ress	be mr R_ A A Ses	ado nan CY DD ssive ycle	dre ds C R e a s re	ess Pr val 4 (s add for	ed. og iee res Re	Va ram Se s cy set am	id \ , R rog ctio /cle and a a	valu eac ran n 3 s, \ d R nor	ies 1 1, Ei nme .8.1 while ead	for ras ed a 0.2 e A	ad as 2) a AD[	Idre and 4, are DR	ess I 5 i:
		1	5-8			R	/W			CM	1D2		Th se co	e se nt to mm	ecor N/ and	nd AN	nman I com ND fla y valie	mar sh a	afte	er C	MD	1	and	a	ddr	ess	s in		-				ima	ano
		7	<b>'-</b> 0			R	/W			CN	1D1		Th		st c	or	and mmar Iash v	``			·						-				nd	se	nt t	:0

### Table 65: NDCB0 Bit Definitions (Continued)

### 3.8.10.2 NAND Controller Command Buffer 1 (NDCB1)

NAND controller-command Buffer 1 (NDCB1) contains the addresses to be sent to the NAND flash in multiple cycles. In NAND-flash mode, I/O<7:0> pins are used to send ADDRx<7:0>, in as many cycles as defined by NDCB0[ADDR\_CYC]. The ADDR5 field in NAND controller command Buffer 2 (NDCB2) is used to specify the fifth cycle of address for devices supporting five addressing cycles. Contents of the ADDRx fields are sent out sequentially by the NAND controller during the addressing phase. Program these fields with address values based on the cycle-by-cycle addressing specified by the NAND-flash device.

When programming an Erase command, the contents of ADDR1 must be replicated in ADDR5 to save the full address during a bad-block detect since only fields ADDR2 through ADDR5 are saved. When programming a manual Read-Status command, write the ADDRx fields with the same address as the previous command to save a valid address to NDBDRx during a bad-block detect. Refer to Table 66, "NDCB1 Bit Definitions" for more details.

This is a read-only register. Ignore reads from reserved bits.



		nys (43				res	S				N	DCE	31								N	۱N	DF	las	sh (	Co	ntr	olle	ər			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	A	DDF	₹4						AC	D	२3						AC	DDF	۲2						A	DD	R1			_		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•	1	De	esc	rip	tio	n		1	1		1										
		31	:24			l	R			AD	DR4	1	Ad	ldre	ss s	ent	out	to t	he	flas	h de	evic	e o	n th	e fo	urtł	n ad	dres	ssin	g cy	/cle	
		23	:16			l	R			AD	DR	3	Ad	ldre	ss s	ent	out	to t	he	flas	h de	evic	e o	n th	e th	ird	add	ress	sing	сус	le	
		23:16RADDR3Address sent of15:8RADDR2Address sent of													out	to t	he	flas	h de	evic	e o	n the	e se	ecoi	nd a	ddr	ess	ing	cycl	е		
		7	:0			l	R			AD	DR	I	Ad	ldre	ss s	ent	out	to t	he	flas	h de	evic	e o	n the	e fir	st a	nddr	essi	ing	cycl	е	

### Table 66: NDCB1 Bit Definitions

### 3.8.10.3 NAND Controller Command Buffer 2 (NDCB2)

The NAND controller-command Buffer 2 (NDCB2) holds the address (ADDR5) for the fifth addressing cycle in NAND Flash mode and the page count for the command.

This is a read-only register. Ignore reads from reserved bits.

			ica 10_			res	6 S				N	CI	32								N	٩N	DF	la	sh	Co	ntr	oll	er			
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	re	sei	ve	d															Pa	age	•_C	ou	nt		A	DD	R5					
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	e		De	esc	rip	tio	n										_		_	_		
		31	:14			_	_			_	_		res	serv	ed																	
		1:	3:8			I	2		Pa	ige_	_Co	unt	Pa for co wh Pa Va tra	ige_ mm iere ige_ lue nsfe	_Co prog and mc _Co fror erre	unt ram ls e ore t unt n 0 d fo	n or xce har + 1 to 6 or th	rea pt n on spe 33. \$	id c nulf e p ecif Spe urre	the comi tipage age ies ecific ent o trai	mar ge p is j the es tl com	nd. S prog prog nur ne r ima	Set gran grar nbe num nd.	this n/re mme r of iber	fie ad ed pag of	ld to corr or re ges pag	o ze ima ead) ser jes o	ro fo nds , in vice of da	or a (co whi ed.	ll mr ch (	iano caso	ls
		7	:0			I	R			AD	DR:	5	Ad	dre	SS S	sent	ou	t to	the	fla	sh c	levi	ce o	on tl	he f	ifth	adc	Ires	sing	g cy	cle.	

### Table 67: NDCB2 Bit Definitions

# 4 Internal Memory

This chapter describes the PXA32x, PXA31x, and PXA32x processors Internal Memory Controller (IMC) and the internal memory SRAM arrays.

# 4.1 Overview

This chapter describes the Internal Memory Controller (IMC), the Mini-Internal Memory Controller (MIMC), the Internal Memory SRAM Banks (IMB), and the internal Boot ROM.

The processor supports 256 Kbytes of memory-mapped SRAM. The SRAM is divided into two banks, each consisting of 128 Kbytes arrays.

The PXA32x processor supports 768 Kbytes of memory-mapped SRAM. The SRAM is divided into six banks, each consisting of 128 Kbytes arrays

The processor supports 48 Kbytes of memory-mapped ROM, which is organized as a single bank used by the Boot ROM.

The IMC interfaces the internal memory SRAM banks and the internal Boot ROM bank with the remainder of the processor via the processor switch unit. The IMC circuitry operates only in the processor S0/D0/C0 and S0/D0/C1 power modes, although data retention is possible in some low power modes, as described in Section 4.4.4, Power Management.

The MIMC interfaces the internal memory SRAM banks with the processor mini-LCD unit via a dedicated asynchronous private interface. The MIMC has special power-saving features including individual power management for each 128 Kbyte memory array. The MIMC circuitry operates mostly in the processor S0/D1/C2 power mode (Refer to Section 4.4.4.4, MIMC Power Management of SRAM Arrays).

The processor has seven power modes. Refer to Section 4.4.4, Power Management for the status of the IMC, MIMC, and the SRAM arrays during each of these power modes.

# 4.1.1 PXA3xx Processor Differences

Table 68 shows the Internal Memory Controller differences among the PXA32x, PXA31x, and PXA30x processors.

### Table 68: PXA3xx Processors Feature Differences

Feature	PXA30x	PXA31x	PXA32x
Maximum Internal SRAM	256 Kbytes	256 Kbytes	768 Kbytes
Mini-IMC	Supported	Supported	Not Supported <sup>1</sup>
	0 ( )) ( )		

1. The Mini-Internal Memory Controller is used only in S0/D1/C2 and S0/D2/C2 power modes, which are not supported on the PXA32x processor.

# 4.2 Features

The processor supports the following features:

- Up to 768 Kbytes of on-chip SRAM arranged in six banks, with each bank consisting of 128 Kbytes arrays.
- 48 Kbytes of on-chip Boot ROM



- IMC and MIMC support for a dual-ported interface to access the two SRAM banks, which allows the IMC to accomplish "read while write" operations
- IMC arbitration and completion of read-write requests to the SRAM banks are sent from a single S0/D0/C0 mode initiator—the switch interface
- IMC completion of read-only requests to the Boot ROM are sent from a single S0/D0/C0 mode initiator—the switch interface
- MIMC completion of read-only requests to SRAM banks are sent from a single S0/D1/C2 mode initiator— the mini-LCD
- Support for MIMC power management for each of the SRAM arrays in S0/D1/C2 mode, with automatic power management for reduced power consumption
- IMC support for byte writes to the SRAM banks.

# 4.3 Signal Descriptions

The internal memory block does not have external signals.

# 4.4 Operation

This section describes the operation of the SRAM banks and arrays, the IMC, and the MIMC. Internal-memory interaction with power management is also discussed.

# 4.4.1 SRAM Bank and Arrays

The IMC and MIMC each have a dual-ported interface, with each port interfacing to a separate SRAM bank. Each of the banks, called the upper bank and the lower bank, has up to three 128 Kbytes memory array. With six banks, the total memory size is up to 768 Kbytes. The memory mapping for each 128 Kbytes array for the PXA30x and PXA31x processors are shown in Figure 9. The memory mapping for each 128 Kbytes array for the PXA30x processor is shown in Figure 10.

# Figure 9: Organization and Memory Mapping of SRAM Arrays (PXA30x and PXA31x Processors)

Upper Bank

Lower Bank

Upper Bank Array0 0x5C02\_0000 to 0x5C03\_FFFF

Lower Bank Array0 0x5C00\_0000 to 0x5C01\_FFFF

Upper Bank	Lower Bank
Upper Bank Array 2	Lower Bank Array 2
0x5C0A_0000 to 0x5C0B_FFFF	0x5C08_0000 to 0x5C09_FFFF
Upper Bank Array 1	Lower Bank Array 1
0x5C06_0000 to 0x5C07_FFFF	0x5C04_0000 to 0x5C05_FFFF
Upper Bank Array 0	Lower Bank Array 0
0x5C02_0000 to 0x5C03_FFFF	0x5C00_0000 to 0x5C01_FFFF

### Figure 10: Organization and Memory Mapping of SRAM Arrays (PXA32x Processor)

During the processor S0/D1/C2 power mode, the MIMC can control the power mode of each of the SRAM arrays individually using a special handshake with the processor power-management unit (PMU). If an accessed memory array is in State-Retentive mode, the access request is stalled until the memory array is placed in Run mode. The access is completed when the memory array has entered Run mode. Refer to Section 4.4.4, Power Management for more details on memory operation during various power modes.

# 4.4.2 Internal Memory Controller (IMC) Operation

The IMC supports the following:

- Circuitry that interfaces the internal memory SRAM banks with the processor switch unit during the processor S0/D0/C0 and S0/D0/C1 power mode
- Circuitry that interfaces the Boot ROM with the processor switch unit during the processor S0/D0/C0 and S0/D0/C1 power modes.

Refer to the Clock Controllers and Power Management chapter in the *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for additional details regarding the various power modes.

# 4.4.3 MIMC Operation

The MIMC manages the following:

- Configuration registers that can be programmed by software during the processor S0/D0/Cx Power mode. Refer to Section 4.5.
- Circuitry that interfaces the internal memory SRAM banks with the processor mini-LCD unit during the processor S0/D1/C2 Power mode.
- Power management circuitry for the SRAM arrays during the processor S0/D1/C2 Power mode.



# 4.4.4 **Power Management**

The processor has seven power modes: S0/D0/C0, S0/D0/C1, S0/D1/C2, S0/D2/C2, and S2/D3/C4, S3/D4/C4, and S4/D4/C4. The PXA32x processor has five power modes: S0/D0/C0, S0/D0/C1, and S2/D3/C4, S3/D4/C4, and S4/D4/C4. Refer to the Clock Controllers and Power Management chapter in the *PXA3xx Processor Family Vol. I: System and Timer Configuration Developers Manual* for additional details regarding the various power modes.

This section describes the status of the IMC, MIMC, and the SRAM arrays during each of these power modes.

### 4.4.4.1 Power Management of IMC and MIMC Modules

The IMC stays in an Active-Run mode when the processor is in S0/D0/C0 mode. The MIMC stays in an active-Run mode when the processor is in S0/D1/C2 mode. The controllers are in State-Retentive mode when the processor is in S0/D2/C2 mode and is turned off during S2/D3/C4 and S3/D4/C4 modes.

### 4.4.4.2 SRAM Array Power Modes

The SRAM arrays can be in one of three power modes: Run, State-Retentive, and off.

- 1. Run mode: Represents the normal powered-up mode during which the arrays can be accessed immediately.
- 2. Off mode: Represents a non-State-Retentive mode during which the arrays memory cell internal states are lost.
- 3. State-retentive mode: Represents a State-retentive low-power mode.

### 4.4.4.3 IMC Power Management of SRAM Arrays

The IMC accesses the SRAM arrays during S0/D0/C0 mode only and the targeted SRAM array is in Run mode only. Unlike the MIMC, the IMC does not perform any power management. The IMC only acknowledges transactions initiated by the switch without requesting any power mode changes (for the SRAM arrays) to the processor power manager.

A Write request by the switch interface is acknowledged by the IMC, regardless of the targeted-array power mode.

### 4.4.4.4 MIMC Power Management of SRAM Arrays

The MIMC accesses the SRAM arrays only during S0/D1/C2 mode. During this time, the processor power mode and the SRAM arrays are in one of three power modes: Off, Run, or State Retentive.

If the mini-LCD unit initiates a Read to an array in Run mode, the MIMC does not request the processor power manager for any power-mode changes. The MIMC instead immediately initiates the mini-LCD access to the targeted array.

If the mini-LCD unit initiates a Read to an array in State-Retentive mode, the arrays are not accessed immediately. Instead, the MIMC requests that the processor power management unit place the accessed array in Run mode. The Read transaction is completed only after the power manager changes the targeted array to Run mode.

Memory arrays that are in State-Retentive mode can be moved into Run mode by the MIMC in one of the following two ways:

If a memory array in State-Retentive mode is accessed when in S0/D1/C2 mode, the internal-memory power manager requests that the processor power-management unit place the accessed array in Run mode. The memory access is held in a pending state and allowed to go

through only after the array power mode is changed. The internal memory block ignores a new transaction request while one is pending.

If an access is initiated to an address within 512 bytes of the starting address of the memory array and the memory array is programmed for automatic wake up, the internal-memory power manager requests that the processor power-management unit place the array in Run mode.

If a memory array has not been accessed for a programmable amount of time, the MIMC requests that the power-management unit place that memory array in State-Retentive mode. This feature reduces the power consumption of that array. The programmed time is set using IMPMCR[DDT]. Refer to Section 4.5.2, IM Power Management Control Register (IMPMCR) for more details.

Figure 11 illustrates the power mode changes that are requested by the MIMC to the power management unit during S0/D1/C2 mode.

### Figure 11: Power Mode Changes Initiated by Internal Memory Controller





Figure 12: Power Mode Changes Initiated by Mini-Internal Memory Controller



Copyright © 2009 Marvell



Table 69 lists the power modes of the processor power manager, the power modes of the IMCs and the memory arrays, and which power manager has control of the internal memory block and memory-array power modes. The table also lists the valid transactions to the internal memory block during various power modes.

Table 69:	: Internal Memory and Memory Array Power Modes
-----------	--

Device Power Mode	Block Controlling Memory Array Power Mode	Power Mode of Internal Memory Controllers	Power Mode of Memory Arrays	Valid Transactions to Internal Memory Block
S0/D0/Cx mode	Power manager	IMC=Run mode MIMC =Partial Run mode	Run mode	Reads and writes to SRAM arrays, from switch via IMC. MIMC register accesses by processor.
S0/D1/C2 mode	Internal memory and power manager	IMC= State-Retentive mode MIMC=Run mode	Run or State-Retentive mode	Reads to SRAM arrays from mini-LCD interface via MIMC.
S0/D2/C2 mode	Power manager	IMC= State-Retentive mode MIMC= State-Retentive mode	State-retentive mode or off	None
S2/D3/C4 mode	Power manager	IMC=Off mode MIMC=Off mode	State-retentive mode or off	None
S2/D4/C4 mode	Power manager	IMC=Off mode MIMC=Off mode	Off	None

	Transaction Request Type	'X' indicate Request Ty		Response to	the Transac	tion
Power Mode		IMC acknowledg es request. Transaction completed immediately.	IMC acknowledg es request. Transaction completed	MIMC acknowledg es request. Transaction completed immediately.	MIMC acknowledg es request. Transaction completed after MIMC requests PMU to put accessed array in Run mode.	MIMC acknowledg es request.
0/C1	SWI request access to an array in Run mode.	Х				
S0/D0/C0 and S0/D0/C1	SWI access to an array in off or State-Retentive mode.		X			
	Mini-LCD request access to an array in Run mode.			x		
	Mini-LCD requests access to an array in State-Retentive mode.				x	
S0/D1/C2	Mini-LCD request access to an array in off mode.		X			X

### Table 70: Internal Memory Responses during Various Processor and SRAM Power Modes



Table 70: Internal Memory Responses during Various Processor and SRAM Power Mode
--

	Transaction Request Type	'X' indicate Request Ty	s IMC/MIMC pe	Response to	the Transac	tion
Power Mode		IMC acknowledg es request. Transaction completed immediately.	IMC acknowledg es request. Transaction completed	MIMC acknowledg es request. Transaction completed immediately.	MIMC acknowledg es request. Transaction completed after MIMC requests PMU to put accessed array in Run mode.	MIMC acknowledg es request.
S0/D2/C2, S2/D3/C4 and S3/D4/C4	Transactions to the internal memory are functionally impossible			do not respond	AIMC are power d to any transact ays are also pov sed.	tion requests.

Refer to Section 4.4.4, Power Management for more details regarding the internal memory power-management operation.

# 4.5 Register Descriptions

The IMC has only one register.

# 4.5.1 Register Summary

Table 71 lists the register associated with the Internal Memory controller and the physical address used to access it.

### Table 71: Register Internal Memory Address Map

Physical Address	Name	Description
0x5800_0000	IMPMCR	IM Power Management Control register

# 4.5.2 IM Power Management Control Register (IMPMCR)

The IM Power Management Control register allows user control of power-saving features for each of the 128-Kbyte memory arrays. The memory-array power mode is controlled by the internal- memory power manager using the AW1 and DDT control bits.

When in automatic power-control mode, the user-programmable DDT bits control the amount of time that must elapse from the last access to a memory array before that memory array is placed in State-Retentive mode. Each memory-array access results in a timer reset for that array. When the number of clocks from the last access to a memory array is equal to the count programmed in DDT, the array is placed into State-Retentive mode.

This is a read/write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

								A 0_0		re: 00	ss						1	м	PM	IC	R				1		li	nte	rn	al	Me	emo	ory	C	ont	rol	ler	
User ettings																ļ																						
Bit	3.	1	30	29	2	28	27	26	2	5 2	4	23	22	21	20	19	18	1	7 1	16	15	1	4	13	12	11	10	9		-	7	6	5	4	3	2	1	0
											Re	ese	۰rv	ed										AW5	AW4	A W 3	CIMA			Reserved				D	DT			
eset	?	,	?	?		?	?	?	•	?	?	?	?	?	?	?	?	1	,	?	?		?	0	0	0	0	0		?	0	0	0	0	0	0	0	
			Bi	ts			1	Aco	ce	ss			Na	ame												De	sc	rip	tic	on								
			31	:10	)			-		-				_		R	ese	ve	d																			
																1 IN to 0)	= A = A I rec Ru (5C) <b>OTE</b>	uto que n n 09_	ma esta noc _FI	atio s F de, E0	o wa PML wh 0.	ak J t nei	e-u o c n L	up cha ∟ow	ena nge ver	ible 9 Uj Bai	d. ope nk 2	2 ac	ce	SSE	ed a	add	res	s >	=			
			1	2				F	R/V	V			Д	.W4		0 1 IN to 0	owe = A 4 rec Ru 5C <b>0TE</b>	uto uto que n n 07_	ma ma esta noc _FI	atio atio s F de, E0	e wa e wa PMU wh 0.	ak ak Jt	e-u e-u o c n l	up up ba Jpp	disa ena nge per	able Ible E Lo Bai	ed. d. owe nk 1	r Ba	anl ce	k 2 sse	froi ed a	m S add	State	s >	=			
			1	1				F	R/V	V			А	.W3		0 1 IN to 0)	ppe = A   rec   Ru (5C)   <b>OTE</b>	uto uto que n n 05_	ma ma esta noc _FI	atio atio s F de, E0	e wa e wa PMU Wh 0.	ak ak J t	e-u e-u o c n L	up up ha _ow	disa ena nge ver	able Ible 9 U  Bai	ed. d. ope nk 1	r Ba	anl ce	k 1 SSG	froi ed a	m S add	State	s >	=			

### Table 72: IMPMCR Bit Definitions



	Physical Address 0x5800_0000												IMPMCR							Internal Memory Controller														
User Settings																																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1:	3 1	2 1	1	10	9	8	7	6	5		4 3	3	2	1	0
								R	ese	erv	ed								1101 4	AW5	AW4	AW3	AW2	AW1	Reserved				ļ	וסס	г			
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	) (	(	D	0	0	?	C	) 0	0		0 0	)	0	0	0
		В	its		1	Acc	es	S		Na	me										D	es	cr	ipt	ion	1								
			10				/W				W2		0 = 1 = IM to 0x	= Au = Au req Rur 5C0	iton iton jues n mo )3_I	nati nati sts F ode FE0	c w c w PMU , wł 0.	ake ake J to nen	-up -up ch Up	o dis o en iang opei	abl abl e L Ba	lec led .ov anl	1. ver < 0	Ba acc	nk '	1 fi seo	rom d ad	Stat dres	ss	>=				
	9 R/W AW1 Upper Bank Array 0 Automatic Wake-Up Enable: 0 = Automatic wake-up disabled. 1 = Automatic wake-up enabled. IM requests PMU to change Upper Bank 0 from St to Run mode.									ate-Retentive mode																								
			8			-		— Reserved																										
		7	7:0			R	/W			D	DT		Co mu mo A u ela tim is t 2, aft	intro ist e ode. usei ipse ie c ihe the er t	ols t elap If s r-pr es b an l (prc me me I : Pr	he set t ogra efo be p ogra mol ast rogi	amo befo co 0 amr re ti broç amn ry a acco cam	ount ore a x00 ned ne n yran ned rray ess	t of a n , S l va nei nm va v is a v	nen alue mor ied l ilue put	he he y a cet -1) int e o	y a ere rra we mato s f 1	irra intiv is t iy is en s. S stat	yis ver the spu 1 a So, te-r oth	nod ma ut in ind if th eter	ice le xir to 25 ne ntiv	ns) wed in is ne stat 5 m usel ve b T co ely a	to S ever tim e-re s. T • pro etwe	ita e ite he ogi ee	te-R nter in m ntive mir cams n 1 a plac	ete ed. s t e. T nim s a and es	hat hat The va d 2	de de tir lue me ar	elay me e of

### Table 72: IMPMCR Bit Definitions (Continued)

# 5

# MultiMediaCard/SD/SDIO Controller

The MultiMediaCard (MMC) and Secure Digital (SD/SDIO) controller (MMC/SD/SDIO controller) provides a software-accessible hardware link between the processor and the MMC stack (a set of memory cards). The MMC/SD/SDIO controller supports Multimedia Card, Secure Digital, and Secure Digital I/O communication protocols. The PXA30x processor contains two independent MMC/SD/SDIO controllers, and the PXA31x processor has three independent MMC/SD/SDIO controllers.

The MMC module manages the MMC system, which is a low-cost data storage and communications system.<sup>1</sup> The MMC module is based on the standards outlined in the MultiMediaCard System Specification Version 3.3.1. The SD module manages one SD or SDIO card based on the standards outlined in the *SD Memory Card Specification Version 1.10* and *SDIO Card Specification Version 1.0*.

The MMC/SD/SDIO controller manages the translation protocol from a standard MMC bus or from a serial peripheral interface (SPI) bus to the MMC stack. Software must select either the MMC/SD/SDIO mode or SPI mode to establish the communication protocol for the MMC/SD/SDIO controller.

# 5.1 Features

Each MMC/SD/SDIO controller has the following features:

- A response FIFO (MMC\_RES)
- Two transmit FIFOs (MMC\_TXFIFO1 and MMC\_TXFIFO2)
- Two receive FIFOs (MMC\_RXFIFO1 and MMC\_RXFIFO2)
- Two operating modes:
  - MMC/SD/SDIO mode for MMC, SD, and SDIO communication protocols.
  - SPI mode for the SPI communications protocol.
- One-bit and 4-bit data transfers for MMC, SD, and SDIO communication protocols
- Data transfer clock up to 26 MHz
- Based on FIFO status, turn clock on and off to prevent overflows and under-runs
- Support for all valid MMC and SD/SDIO protocol data-transfer modes
- Interrupt-based application interface to control software interaction
- Stream data transfers of 10 bytes or more
- Multiple MMC cards for the MMC communications protocol
- Only one SD or SDIO port can be used for SD or SDIO communications protocol at one time.
- Up to two MMC or SD/SDIO cards when the SPI communications protocol is used. Mixed card types are supported only by the SPI communications protocol per controller.
- Dual voltage MMC or SD/SDIO cards. For information on voltage levels, refer to the PXA30x Processor and PXA31x Processor Electrical, Mechanical, and Thermal Specification (EMTS)

<sup>1.</sup> For a detailed description of the MMC system, visit the MMC Association's web site at www.mmca.org.



# 5.2 Signals

The MMC/SD/SDIO controller signals are described in Table 73. All signals are alternate functions on separate GPIO pins. For more information on these alternate functions and GPIO pins, refer to the Pin Descriptions and Control, and the General Purpose I/O Unit (GPIO) chapters in the *PXA30x Processor and PXA31x Processor Vol. I: System and Timer Configuration Developer's Manual.* 

Table 73: Multimedia Card and Secure Digital I/O Signal Summary

Signal Pin	Mode	Direction	Description					
MMCLK	MMC and SD/SDIO	Output	Bus clock					
	SPI	Output	SPI clock					
MMCMD	MMC and SD/SDIO	Output	Bidirectional Signal for command and responses					
	SPI	Output	Output for command and write data					
MMDAT0	MMC and SD/SDIO	Bidirectional	Read and write data					
	SPI	Input	Input for response token and read data					
MMDAT1	MMC and SD/SDIO	Bidirectional	Read and write data for 4-bit data transfers					
	SPI	Input	Signals an interrupt condition to the controller					
MMDAT2 MMCCS0	MMC and SD/SDIO	Bidirectional	Read and write data for 4-bit data transfers					
	SPI	Output	CS0 chip select					
MMDAT3 MMCCS1	MMC and SD/SDIO	Bidirectional	Read and write data for 4-bit data transfers					
	SPI	Output	CS1 chip select					

# 5.3 Operation

The MMC/SD/SDIO controller:

- Provides all card-specific functions.
- Serves as the bus master for the MMC system.
- Implements the standard interface to the card stack.
- Provides card initialization.
- Provides CRC generation and validation.
- Handles command, response, and data transactions.

The MMC/SD/SDIO controller is a slave to software. The controller consists of command and control registers, a response FIFO, and data FIFOs. The software has access to these registers and FIFOs, and it generates commands, interprets responses, and controls subsequent actions.

For the MMC system, the MMCMD pin must be pulled up external to the MMC controller. There can be an incorrect CRC response generation in the MMC controller if the MMCMD pin is not pulled up, Refer to Section 5.5.3 for details.

The card stack and the controller communicate serially through the command and data lines and implement a message-based protocol. The messages consist of the following tokens:

 Command. A six-byte token that starts an operation. The command set includes card initialization, card register Reads and Writes, and data transfers. The MMC/SD/SDIO controller sends the command serially on the MMCMD pin. Table 74 shows the format for a command.

### Table 74: Command Format

Bit Position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	0	1	x	x	x	1
Description	start bit	transmission bit	command index	argument	CRC7	end bit

- Response. A token that is an answer to a command token. Each command has either a specific response type or no response type. The format for a response varies according to the command sent and the card mode.
- Data. Is transferred serially between the MMC/SD/SDIO controller and the card in eight-bit blocks and at rates up to 26 MHz. The format for the data depends on the card mode. Table 75 shows the data format for MMC/SD/SDIO mode.


### Table 75: MMC/SD/SDIO Data Token Format

Stream Data	1	x	no CRC	1
Block Data	0	x	x	1
Description	start bit	data	CRC7	end bit


In MMC/SD/SDIO mode, all operations contain a command and most commands have an associated response. Read and write commands also have data transfers. Command and response are sent and received on the bidirectional MMCMD signal, and data is sent and received on the bidirectional MMDAT signal. Figure 13 shows a typical MMC/SD/SDIO mode command timing diagram with and without a response. Figure 14 shows a typical MMC/SD/SDIO mode timing diagram for a sequential read or write.









### Figure 14: MMC/SD/SDIO Mode Operation With Data Transfer



Not all commands are available in SPI mode. The available commands have both a command and response. The MMCMD and MMDAT signals are not bidirectional in SPI mode. The MMCMD is an output pin and the MMDAT is an input pin with respect to the processor. The command and data to be written are sent on the MMCMD signal, and the response and read data is received on the MMDAT signal. Figure 15 shows a typical SPI mode timing diagram without a data token. Figure 16 and Figure 17 show SPI mode read and write timing diagrams, respectively.








### Figure 16: SPI Mode Read Operation





The MMC/SD/SDIO controller can interface to the cards with the MMC protocol, SD/SDIO protocol, or SPI protocol. All protocols are serial interfaces to the cards as shown in Table 76. The MMC protocol is for block, multiple-block, and stream-data transfers. The SD/SDIO protocol is for block and multiple-block data transfers. The SPI protocol is for block and multiple-block data transfers.

Note

For MMC data stream transfers of 10 or more bytes are supported only.

### Table 76: MMC/SD/SDIO Data Transfer Types

Data TransferTypes	MMC Protocol	SD and SDIO Protocol	SPI Protocol
Single block	Yes	Yes	Yes
Multiple block - open-ended	Yes	Yes	Yes
Multiple block - predefined	Yes	Yes	Yes
Stream	Yes	No	No
RW_IO Direct, CMD52	No	for SDIO only	for SDIO only
RW_IO Extended, CMD53	No	for SDIO only	for SDIO only



# 5.3.1 MMC/SD/SDIO Mode

In the MMC/SD/SDIO mode, MMCMD and MMDATx are bidirectional and require external pullup resistors. The command and response are sent on MMCMD. Multiple-byte data is sent on MMDAT0.

In the MMC protocol, card addressing occurs during the initialization phase with address assignment. A card is then addressed by an address in the command argument. In the SD/SDIO protocol, card addressing is implemented by point-to-point MMCMD and MMDATx signals. The command is protected with a suffixed 7-bit CRC. The response length is 48 or 136 bits, and it can be protected with a suffixed 7-bit CRC, depending on the response type.

A read or write-data transfer is protected with a suffixed 16-bit CRC. In write-data transfers, after the data and the16-bit CRC have been transmitted, the card sends a 5-bit CRC status token, which indicates whether the data transmission was erroneous. After the CRC status token, the card may indicate that it is busy programming the data by pulling the DAT0 pin low.

# 5.3.2 MMC/SD/SDIO Data Transfer Modes

The MMC/SD/SDIO mode manages these data-transfer modes:

- Single block read/write
- Multiple block read/write
  - Open-ended multiple block read/write
  - Multiple block-read/write with predefined block count
- Stream read/write (MMC Only)

An application can stop all data transfers at any time with an MMC/SD stop-transmission command (CMD12) or an SDIO abort command (with CMD52 and ASx bits set). Cards must not respond to CMD12 unless they are in the data, rcv, or irq states. Therefore, if no response is received for a CMD12, it is reasonable to send a status query such as CMD13, which is valid for all memory card states in data transfer mode, to determine the card state before proceeding to error handling.

### 5.3.2.1 Single-Block Data Transfers

A single block of data is transmitted in single block-data transfers. The starting address is specified along with the read/write command. The application must provide the block size with the number of bytes to transfer to the controller. The data block is protected with a 16-bit CRC that is generated by the transmit unit and is checked by the receive unit. The CRC is appended after transfer of the last data bit.

### 5.3.2.2 Multiple-Block Data Transfers

Multiple block-data transfers are similar to the single block-data transfers, except multiple blocks of data are transferred sequentially. Each block is the same length. Each block is stored to or retrieved from contiguous-memory addresses, starting at the address specified in the command.

Two types of multiple block-data transfers are defined:

- Open-ended multiple block-read/write. The number of blocks to be transferred is not defined in the card. The card continuously transfers data blocks until it receives a stop-transmission command (CMD12).
- Multiple-block read/write with predefined block count. The number of blocks to be transferred is defined in the card, which transfers only the number of data blocks specified. A stop-transmission command (CMD12) or abort command (CMD52 with ASx bits set) is not required at the end of the data transfer (in this case) unless the data transmission terminates with an error. To start a multiple block-data transmission with a predefined block count, a SET\_BLOCK\_COUNT command (CMD16) must immediately precede the multiple block command (CMD18/CMD25). The application must provide the block size and the number of blocks to transfer to the controller. Each data block is protected with a 16-bit CRC.

The card stops data transmission if the card detects an error during a multiple block-read operation of either type. The application must then stop the transmission with the stop- transmission command (CMD12). If the card detects an error during a multiple block-write operation of either type, the card ignores any additional incoming data. The application must then stop the transmission with the stop-transmission command (CMD12).

The application can stop a data transmission at any time. An MMC/SD stop-transmission command (CMD12) or an SDIO abort command (with CMD52 with ASx bits set) terminates multiple-block data transfers, regardless of the type. Neither CMD12 or CMD52 is needed to stop transmission at the end of a pre-defined multiple block-data transfer.

### 5.3.2.3 Stream Data Transfers (MMC Only)

The MMC controller transmits a continuous stream of data for stream data transfers. The starting address is specified in the read/write command. The data stream is terminated with a stop-transmission command (CMD12). For write transfers, CMD12 must be aligned with the last six bytes of data to ensure that no more and no less data is written to the card. For read transfers, CMD12 can occur after the data has been transmitted. There is no CRC protection on the data when using stream-data transfers.

Only data sizes of 10 bytes or more are allowed for stream data transfers.

### 5.3.2.4 SPI Mode

SPI mode is an optional secondary communication protocol. In SPI mode, the MMCMD and MMDAT0 pins are unidirectional:

- MMCMD is an output from the controller, and it sends the command and write data to the MMC/SD/SDIO card.
- MMDAT0 is an input to the controller, and it receives the response and read data from the MMC/SD/SDIO card.



### Note

When the card is in SPI mode, the only way to return to MMC/SD/SDIO mode is to toggle the power to the card.

Card addressing is implemented with hardware chip selects, MMCCS1 and MMCCS0. All command, response, data tokens, and data are eight bits long and are byte aligned to the assertion of the respective chip select.

The command is protected with a suffixed 7-bit CRC. The card always sends a response to a command. The response has several formats, including an 8-bit error response. The length of the response is one, two, or five bytes. SPI mode offers a non-protected mode. In this mode, CRC bits of the command and data tokens are still suffixed to the command and data tokens, but the card and the controller ignore these bits.

For write-data transfers from the controller, the card responds with an 8-bit CRC status token. As in MMC/SD/SDIO mode, the card can indicate that it is busy by pulling MMDAT0 low after the CRC status token. In read-data transfers, the card can respond with the data or a one-byte data-error token.

# 5.3.3 MMC Mode

In MMC mode, the bidirectional MMCMD and MMDAT signals require external pullup resistors. Command and response are sent and received through MMCMD; data is read and written through MMDAT. After an MMC card is powered on, it is assigned a default relative-card address (RCA) of 0x0001. Software assigns different addresses to each card during the initialization sequence



described in Section 5.5.2. A card is then addressed by its new RCA, which is sent in that argument portion of the command that is protected with a suffixed 7-bit CRC (see Table 74).

The response has several formats, including a no-response. The response length is 48 bits or 136 bits, and can be protected with a suffixed 7-bit CRC.

For write-data transfers from the controller, the card responds with a 5-bit CRC status token. After sending the CRC status token, the card can indicate that it is busy by pulling MMDAT0 low.

The start address for a read operation can be any random byte address in the valid address space of the card memory. For a write operation, the start address must be on a sector boundary and the data length must be an integer multiple of the sector length. A sector is the number of blocks that are erased during the write operation (before data is written), and it is fixed for each MMC card. A block is the number of bytes to be transferred.

# 5.4 SD/SDIO Mode

SDIO cards are based on and are compatible with SD cards. The SDIO card provides high-speed data I/O with low-power consumption for mobile electronic devices. Features of SDIO include:

- Plug-and-play (PnP)
- Multi-function, including multiple I/O and combined I/O and memory
- Up to seven I/O functions plus one memory on one card
- Allows cards to interrupt application
- Read\_Wait operation
- Suspend/Resume operation

# 5.4.1 New I/O Read/Write Commands

SDIO includes two new data transfer commands, as follows:

- IO\_RW\_DIRECT Command (CMD52). Allows the simplest access to a single register within the 128K register space in any I/O function. The command is similar to the MMC fast-I/O command (CMD39). For SDIO, CMD52 also replaces the MMC/SD stop-transmission command (CMD12). CMD52 can be used to abort a data transfer by writing to the SDIO card CCCR Abort register.
- IO\_RW\_EXTENDED Command (CMD53). Allows the read/write of multiple I/O registers with a single command. I/O block operations use CMD53 rather than MMC/SD memory-block read/write commands. CMD53 supports multi-byte transfer modes and block mode, which are analogous to MMC/SD single and multiple block-data transfers. Multi-byte mode Reads or Writes multiple bytes of data to/from a single I/O register. Block mode Reads or Writes of data to/from an I/O register address that is incremented by 1 after each operation/block. In SDIO, CMD53 is similar to the following MMC/SD commands for memory data transfer.

In multi-byte mode:

- READ\_SINGLE\_BLOCK (CMD17)
- WRITE\_SINGLE\_BLOCK (CMD24)

In block mode:

- READ\_MULTIPLE\_BLOCK (CMD18)
- WRITE\_MULTIPLE\_BLOCK (CMD25)

Multi-byte or block mode is specified in the command argument. In the block mode, the number of blocks to be transferred is specified in the command argument. Therefore, the application does not need to stop the data transmission, as in MMC/SD multiple block-data transfers, because the number of blocks of data transferred is known by the card and the MMC/SD/SDIO controller. In multi-byte mode, if the byte/block count field in the CMD53 argument is 0, 512

bytes are read or written. Also, the MMC\_BLKLEN register should be written with the value of 512.

If the byte/block count field in the CMD53 argument is 0 in block mode, the data transfer is identical to the memory mode open-ended multiple block-data transfer and more than 511 blocks are to be transferred. In this case, the data transmission must be aborted by writing the I/O abort function bits.

# 5.4.2 SD Switch Function

The SD switch function command, CMD6, switches or expands SD memory card functions. CMD6 can switch between 1-bit and 4-bit mode when preceded by CMD55. CMD6 has an R1 response and the SD card transmits 512 bits on the DAT lines. Therefore, CMD6 looks like a standard single-block read data transfer of 512 bits. The host must wait a minimum of 8 clocks after the end bit of the data before using the new functions.

### 5.4.3 SDIO Data Transfer Aborts

The application can issue an I/O abort any time during an I/O extended read or write data transfer by writing a CMD52 to the SDIO card CCCR register. The abort stops the data transmission. On data Writes, the abort occurs between data blocks. Also, after an I/O card receives an abort on a data write, the card can respond as busy after sending the CMD52 response.

# 5.4.4 SDIO Interrupts

An SDIO card can generate an interrupt request to the CPU by driving MMDAT1 low. The card continues to keep MMDAT1 low until the CPU recognizes and acts on the interrupt request or the interrupt request is de-asserted due to the end of the SDIO interrupt period.

# 5.4.5 SDIO Suspend/Resume

Note

For SDIO, the application can temporarily halt (suspend) a data transfer to one function or to memory to free the SDIO bus for a higher-priority data transfer to a different function or memory. After the higher-priority data transfer completes, the application can resume the suspended data transfer from the point where it halted.



The application can suspend multiple transactions and resume them in any preferred order. The suspend/resume operation works for SD/SDIO 1-bit and 4-bit modes. It does not apply to SPI mode.

# 5.4.6 SDIO Read Wait

For MMC and SD cards, the controller prevents an MMC\_RXFIFO overrun by stopping the clock during a read data transfer. The controller restarts the clock and continues the data transfer when the MMC\_RXFIFO is ready for more data. Stopping the clock is a limitation for SDIO because a CMD52 cannot be issued while the clock is stopped.

SDIO uses a read-wait (RD\_WAIT) operation to enable the host to send a CMD52. With read-wait, the host uses MMDAT2 to signal the card temporarily to stop sending read data. This signal allows a CMD52 to be sent while the data is halted.

When the application requests a RD\_WAIT to be sent from the controller to the card, the data transfer may not halt immediately. Therefore, the READ\_WAIT request from the controller does not

Copyright © 2009 Marvell



stop the MMC\_RXFIFOs from turning the clock off/on to prevent overflows. The application must continue to read the MMC\_RXFIFOs during the RD\_WAIT operation.

The RD\_WAIT operation is supported only for multiple-block read-data transfers in SDIO 1-bit and 4-bit modes. It is not supported in SPI mode.

# 5.4.7 SDIO Interrupts

An SDIO card can implement an interrupt condition to the controller. If the MMC\_CMDAT[SDIO\_INT\_EN] bit is set, the controller monitors and reports any interrupt conditions from the card. If an interrupt condition occurs, the MMC\_STAT[SDIO\_INT] bit is set and an interrupt request is generated if the mask bit is set in the MMC\_I\_MASK register.

# 5.4.8 SDIO Suspend/Resume

The SDIO suspend/resume operation suspends a data transfer to an SDIO function or to memory to free the bus for a higher-priority data transfer to a different function or memory. After the higher-priority data transfer completes, the original data transfer can resume.

For multiple-block data transfers, the suspend operation suspends any data transfer between blocks even if it has not been started on the bus.

Software can suspend any data transfer by specifying CMD52 during the data transfer. The argument of CMD52 must be set to suspend the current function. The MMC\_CMDAT[SDIO\_SUSPEND] bit must be set. When the card acknowledges the suspend operation, the MMC\_STAT[SDIO\_SUSPEND\_ACK] bit is set and the MMC\_I\_REG register is asserted. The number of suspended blocks is written into the MMC\_BLKS\_REM register. Software must read and save the MMC\_BLKS\_REM register value for use when the data transfer resumes.

For SDIO suspend/resume operations (CMD52), the data programmed into the MMC\_CMDAT register must be set for the command that is to be suspended or resumed, not the actual CMD52 itself (bits 2 and 3 are the bits that are commonly set incorrect). The MMC/SDIO controller does not store the context of the command being suspended or resumed, so the appropriate bits must always be set even when suspending or resuming current transactions.

The data transfer can complete before the card acknowledges the suspend operation. In this case, the DATA\_TRAN\_DONE bit is set.

For multiple-block Writes or a CMD53 block-mode write, the controller does not send any data to the card if the data transfer is not started when the SDIO\_SUSPEND bit is set. If a data transfer is in progress when the SDIO\_SUSPEND bit is set, the controller stops sending data to the card after the current data block is completed. The number of blocks that are not transferred is recorded in the MMC\_BLKS\_REM register.

Software can resume any suspended data transfer by specifying CMD52. The command argument must be set to resume the function and the MMC\_CMDAT[SDIO\_RESUME] bit must be set. Also, the MMC\_NUMBLK must be written with the number of blocks in MMC\_BLKS\_REM when the data transfer is suspended. If DMA descriptors are used to read from or write to the FIFOs, software must stop the DMA channel when the SDIO\_SUSPEND\_ACK bit is set.

# 5.4.9 SDIO Read Wait

The SDIO READ\_WAIT operation allows software to stall a data transfer temporarily. This operation is supported only for SDIO multiple-block read data transfers.

If READ\_WAIT is specified, the controller drives the DAT2 pin low at the end of a data block to signal the card to enter its READ\_WAIT state. During the READ\_WAIT time, software can specify CMD52 to communicate with any other SDIO card function. Software can restart the stalled read-data transfer at any time.

Software uses MMC\_RDWAIT register to control the READ\_WAIT operation. The MMC\_RDWAIT[RD\_WAIT\_EN] bit enables the controller to drive the DAT2 pin low at the end of a data block and therefore stall the data transfer from the card. Software writes to the MMC\_RDWAIT[RD\_WAIT\_START] bit to enable the controller to restart the stalled data transfer.

When a data transfer is stalled, the MMC\_STAT[RD\_STALLED] bit is asserted and the RD\_STALLED interrupt request is generated if the appropriate mask bit is set.

Software must continue reading MMC\_RXFIFO to prevent the FIFO from turning MMCLK off. Therefore, software must monitor the RD\_STALLED interrupt condition in parallel with reading the MMC\_RXFIFO.

# 5.5 MMC/SD/SDIO Controller Functional Description

Software must read and write the MMC/SD/SDIO controller registers and FIFOs to initiate communication to a card. The controller provides the interface between software and the MMC/SD/SDIO bus. It is responsible for the timing and protocol between software and the MMC/SD/SDIO bus. The controller consists of:

- Control and status registers
- One 16-bit response FIFO that is eight entries deep
- Two 8-bit MMC\_RXFIFOs that are each 32 entries deep
- Two 8-bit MMC\_TXFIFOs that are each 32 entries deep

The registers and FIFOs are accessible to software. The MMC/SD/SDIO controller also enables minimal data latency by buffering data and generating and checking CRCs. Refer to Section 5.3 for examples.

### 5.5.1 Reset

The MMC/SD/SDIO controller is reset by processor reset only. All registers and FIFO controls are set to their default values after any reset. For more information on resets, refer to the Services Power Management Chapter in the *PXA30x Processor and PXA31x Processor Vol. I: System and Timer Configuration Developer's Manual.* 

# 5.5.2 Card Initialization Sequence

After reset, the MMC/SD/SDIO controller sends 80 clocks on MMCLK to initialize the MMC card, and software sets the MMC\_CMDAT[INIT] bit to 0b1 to initialize the MMC card. Consequently, 80 clocks are sent before the current command in the MMC\_CMD register is sent. This procedure is useful for acquiring new cards inserted onto the bus. In SPI mode, chip selects are not asserted during the initialization sequence.

After the 80-clock initialization sequence, software must send CMD1 continuously by loading the appropriate command index into the MMC\_CMD register until the card indicates that the power-up sequence is complete. Software can then assign an address to the card or place it into SPI mode.

# 5.5.3 Response and Data Error Detection

The MMC/SD/SDIO controller detects response and data errors on the MMC/SD/SDIO bus and reports them in the MMC\_STAT status register. Response errors are also recorded in the RES\_ERR interrupt bit. Data errors are also recorded in the DAT\_ERR interrupt bit. If a response or data error occurs, the bit is set in the MASK and an interrupt request is generated to the interrupt controller if the appropriate mask bit is cleared. Software can either respond to an interrupt request or poll the MMC\_I\_REG.



Error	ммс	SD/SDIO	SPI	Description
SDIO_INT	no	SDIO only	SDIO only	SDIO interrupt condition from card.
RD_STALLED	no	SDIO only	no	SDIO read data is stalled.
FLASH_ERR	no	yes	no	Flash programming error. <sup>1</sup>
RES_CRC_ERR	yes	yes	no	CRC error detected from the command response.
DAT_ERR_TOKEN	no	no	yes	In SPI mode, a Read-data error token detected.
CRC_RD_ERR	yes	yes	yes	CRC error detected from the read data.
CRC_WR_ERR	yes	yes	yes	The card detected a CRC error from the write data.
TIME_OUT_RES	yes	yes	yes	Response time out.
TIME_OUT_READ	yes	yes	no	Read data time out.
SPI_WR_ERR	no	no	yes	SPI "write data rejected" error, which is detected and recorded in the MMC_STAT register.

### Table 77: Response and Data Errors

### Note:

1. A generic error that is returned back from the card.

In the SPI mode Write multiple block, the MMC/SD/SDIO controller stops data transmission with the stop-tran token if any of the following errors occur:

- Data rejected due to a CRC error reported in the CRC\_WR\_ERR bit of the MMC\_STAT register.
- Data rejected due to a Write error reported in the SPI\_WR\_ERR bit of the MMC\_STAT register.

In SPI mode, abort a multiple-block read with a stop-transmission command, CMD12, if the card sends a read-data error token. The error is reported in the DAT\_ERR\_TOKEN bit of the MMC\_STAT register.

The MMC controller does not currently check for the CRC end bit (logic 1). If the MMC controller performs a READ while the card is removed, all zeros will be received in the response and data read phases. The MMCMD pin must be pulled up to avoid this situation.

### 5.5.4 Interrupts

The MMC/SD/SDIO controller generates interrupts to signal the status of a command sequence. The software is responsible for:

- Masking the interrupts appropriately
- Verifying the interrupts
- Performing the appropriate action as necessary.

Interrupts shown in Table 78 and their masking are described in Section 5.7.11 and Section 5.7.12. The CMDAT[DMA\_EN] bit also masks the MMC\_I\_MASK[RXFIFO\_RD\_REQ,TXFIFO\_WR\_REQ] interrupt bits.

Interrupt	Description
SDIO_INT	SDIO card interrupt condition.
RD_STALLED	Read data transfer stall.
RES_ERR	Error on the command response.
DAT_ERR	Data error during data transmission.
TXFIFO_WR_REQ	For program I/O, MMC_TXFIFO request to write FIFO. This is never asserted if the DMA controller is used.
RXFIFO_RD_REQ	For program I/O, MMC_RXFIFO request to read FIFO. This is never asserted if the DMA controller is used.
CLK_IS_OFF	Asserted when controller turns the clock off because the application wrote to the MMC_STRPCL register to turn the clock off.
STOP_CMD	For stream mode Writes, the controller is ready for the stop-transmission command.
END_CMD_RES	Asserted when the command and the response transfers complete.
PRG_DONE	Asserted when a data transfer completes and the card is no longer busy programming or when a command has an R1b response and the card is no longer busy.
DATA_TRAN_DONE	Asserted when a data transfer completes or times out.

Table 78: MMC/SD/SDIO Controller-Generated Interrupts

# 5.5.5 Clock Control

Both the MMC/SD/SDIO controller and software can control the MMC/SD/SDIO bus clock (MMCLK) by turning it on and off. This capability helps control the data flow to prevent underruns and overflows, and it also conserves power.

Software can change the MMCLK frequency to achieve the maximum data-transfer rate specified for a card-identification frequency. The MMC\_CLKRT[CLK\_RATE] register defines the MMCLK frequency over a range from 304 kHz to 26 MHz.



Note

The MMCLK must be stopped before MMC\_CLKRT is written. All other registers can be written to while the MMCLK is still running. See Section 5.7.3 for details on turning off the MMCLK.

Software can start and stop the MMCLK clock by setting the appropriate bits in the MMC\_STRPCL register. The controller automatically turns off the MMCLK to prevent data overflows and underruns if any of the following events occur:

- Both MMC\_RXFIFOs become full during data Reads.
- Software is reading one MMC\_RXFIFO and the other MMC\_RXFIFO becomes full.
- Both MMC\_TXFIFOs become empty during data Writes.
- Software is writing to one MMC\_TXFIFO and the other MMC\_TXFIFO becomes empty.



For Read data transfers, the controller turns on MMCLK after the MMC\_RXFIFO is emptied. For Write data transfers, the controller turns on MMCLK after the MMC\_TXFIFO is no longer empty.

If software stops MMCLK at any time, it must wait for either the MMC\_STAT[CLK\_EN] status bit to be cleared or the CLK\_IS\_OFF interrupt request before proceeding.

When the 26 MHz bit clock input is used and the bit clock is started through MMC\_STRPCL[STRT\_CLK], MMC\_STRPCL[STOP\_CLK] can still stop the bit clock for at least two bit clocks.

# 5.5.6 Data FIFOs

The controller FIFOs for response, received data, and transmitted data are MMC\_RES, MMC\_RXFIFO, and MMC\_TXFIFO, respectively. These FIFOs are accessible to software and are described in the following paragraphs.

### 5.5.6.1 Response Data FIFO (MMC\_RES)

The response FIFO (MMC\_RES) contains the response received from an MMC/SD/SDIO card after the controller sends a command. The response FIFO is read only, 16 bits wide, and 8 entries deep. It holds all possible response lengths. Responses that are only one byte long are located on the LSBs of the 16-bit entry in the response FIFO. For Reads of odd byte length responses, the last byte is located on the LSBs of the 16-bit entry in the response FIFO.

The response FIFO does not contain the response CRC. The status of the CRC check is shown by the MMC\_STAT[RES\_CRC\_ERR] bit.

### 5.5.6.2 Receive Data FIFO (MMC\_RXFIFO)

The two MMC\_RXFIFOs are read-only and are readable on 1-, 2-, or 4- byte boundaries. Each MMC\_RXFIFO is 32 entries deep and 1 byte wide. Access to the MMC\_RXFIFOs is handled by the controller and depends on the status of the MMC\_RXFIFOs.

Both MMC\_RXFIFOs and their controls are cleared to a starting state after a system reset and at the beginning of all command sequences, except for the stop-transmission command (CMD12) or the IO\_RW\_DIRECT command (CMD52).

The MMC\_RXFIFOs swap between software and MMC/SD/SDIO bus. At any time, while software has read access to one of the MMC\_RXFIFOs, the MMC/SD/SDIO bus has Write access to the other MMC\_RXFIFO. For example, the MMC\_RXFIFOs are called MMC\_RXFIFO1 and MMC\_RXFIFO2. After a reset or at the beginning of a command sequence, both MMC\_RXFIFOs are empty and software has read access to MMC\_RXFIFO1 while the MMC/SD/SDIO bus has Write access to MMC\_RXFIFO2. When MMC\_RXFIFO2 becomes full and MMC\_RXFIFO1 is empty, the MMC/SD/SDIO bus now has vrite access to MMC\_RXFIFO2 and the MMC/SD/SDIO bus now has Write access to MMC\_RXFIFO1. When MMC\_RXFIFO1 becomes full and MMC\_RXFIFO1 is empty, the MMC/SD/SDIO bus now has Write access to MMC\_RXFIFO1. When MMC\_RXFIFO1 becomes full and MMC\_RXFIFO1 and the MMC/SD/SDIO bus now has Write access to MMC\_RXFIFO1. This swapping process continues throughout the data transfer and is transparent to both software and the MMC/MMC/SD/SDIO controller.

If at any time both MMC\_RXFIFOs become full and the data transmission is not complete, the controller turns off MMCLK to prevent any overflows. When MMCLK is off, data transmission from the card stops until MMCLK is turned on again. After software empties the MMC\_RXFIFO to which it is connected, the controller turns on MMCLK to continue data transmission.

### 5.5.6.3 Transmit Data FIFO (MMC\_TXFIFO)

The two MMC\_TXFIFOs are written only by software and are writable on a 1-, 2-, or 4-byte boundary. Each MMC\_TXFIFO is 32 entries deep and 1 byte wide. Access to the FIFOs is handled by the controller and depends on the status of the FIFOs.

Both MMC\_TXFIFOs and their controls are cleared to a starting state after a system reset and at the beginning of all command sequences, except for the stop-transmission command (CMD12) or the IO\_RW\_Direct command (CMD52).

The FIFOs swap between the software and the MMC bus. At any time while software has Write access to one of the FIFOs, the MMC bus has Read access to the other FIFO, and *vice versa*. For example, the FIFOs are called MMC\_TXFIFO1 and MMC\_TXFIFO2. After a reset or at the beginning of a command sequence, both FIFOs are empty and software has Write access to MMC\_TXFIFO1 while the MMC/SD/SDIO bus has read access to MMC\_TXFIFO2. When MMC\_TXFIFO1 becomes full and MMC\_TXFIFO2 is empty, the FIFOs swap and the software now has Write access to MMC\_TXFIFO2 and the MMC/SD/SDIO bus now has read access to MMC\_TXFIFO1. When MMC\_TXFIFO2 becomes full and MMC\_TXFIFO1 is empty, the FIFOs swap again and software now has Write access to MMC\_TXFIFO2. This swapping process continues throughout the data transfer and is transparent to both software and the MMC/SD/SDIO controller.

If at any time both MMC\_TXFIFOs become empty and the data transmission is not complete, the controller turns off MMCLK to prevent any underruns. When MMCLK is off, data transmission to the card stops until MMCLK is turned on again. When the FIFOs are no longer empty, the MMC/SD/SDIO controller automatically restarts MMCLKk.

If the software does not fill the MMC\_TXFIFO to which it is connected, software must set the MMC\_PRTBUF[PRT\_BUF] bit to an 0b1, which enables the MMC\_TXFIFOs to swap without first being filled.

# 5.5.7 DMA and Program I/O

Software communicates with the MMC/SD/SDIO controller through DMA or programmed I/O.

To access the MMC/SD/SDIO controller FIFOs by DMA, software must program the DMA channel to read or write the FIFOs with 1-byte transfers and 32-byte bursts. For example, to write 64 bytes of data to a MMC\_TXFIFO, software must program the DMA channel to write 64 bytes with an 8-bit port size to the MMC/SD/SDIO controller using 32-byte bursts. The controller issues a request to read a MMC\_RXFIFO and a request to write a MMC\_TXFIFO.

With programmed I/O, software waits for MMC\_I\_REG[MMC\_RXFIFO\_RD\_REQ] or MMC\_I\_REG[MMC\_TXFIFO\_WR\_REQ] to generate interrupt requests, if enabled, before reading or writing the respective FIFO. Alternatively, the application can poll the MMC\_I\_REG register for the FIFO request by disabling the interrupt in the interrupt controller or by setting the appropriate mask bits. A maximum of 32 bytes can be read/written for each interrupt condition.

The CMDAT[DMA\_EN] bit must be set to enable communication with DMA and it must be cleared to enable communication with programmed I/O.

# 5.6 MMC/SD/SDIO Card Communication Protocol

This section discusses software responsibilities and the communication protocols that are used between the MMC/SD/SDIO controller and the card.

### 5.6.1 Start and Stop Clock

Software stops the clock as follows:

- Ensure the MMC\_I\_REG[CLK\_IS\_OFF] interrupt is not masked by clearing the MMC\_I\_MASK[CLK\_IS\_OFF]
- 2. Set MMC\_STRPCL[STOP\_CLK] to stop MMCLK.
- 3. Wait for the MMC\_I\_REG[CLK\_IS\_OFF] interrupt request.

To restart MMCLK, software must set the MMC\_STRPCL[STRT\_CLK].



# 5.6.2 Enabling SPI Mode

To communicate with a card in SPI mode, software must write the MMC\_SPI register as follows:

- 1. Set the MMC\_SPI[SPI\_CS\_ADDRESS] bit to enable the card connected to the MMCS1 pin.
- 2. Clear the MMC\_SPI[SPI\_CS\_ADDRESS] bit to enable the card connected to the MMCS0 pin.
- 3. Set MMC\_SPI[SPI\_CS\_EN].to enable the SPI chip select.
- 4. Set MMC\_SPI[SPI\_CRC\_EN] to enable protected SPI mode. Clear MMC\_SPI[SPI\_CRC\_EN] to enable SPI non-protected mode.
- 5. Set MMC\_SPI[SPI\_MODE].to enable SPI mode.



When the card is in SPI mode, the only way to return to MMC/SD/SDIO mode is to toggle power to the card.

# 5.6.3 MMC Card Stream Data Write (MMC Only)

A stream-data Write performs like the single-block Write except that a stop-transmission command (CMD12) is sent in parallel with the last six bytes of data. After writing the MMC\_CMDAT register, software must start the process of filling the MMC\_TXFIFO as described in Section 5.6.7. Then it proceeds as follows:

- Wait for the MMC\_I\_REG[STOP\_CMD] interrupt request. This interrupt request indicates that the MMC/SD/SDIO controller is ready for the stop-transmission command (CMD12).
- 2. Write the registers for a stop-transmission command.
- 3. Wait for the MMC\_I\_REG[DATA\_TRAN\_DONE] interrupt request and MMC\_I\_REG[PRG\_DONE] interrupt request.

These bits must be programmed in MMC\_CMDAT for a data Write:

- Set SD\_4DAT to enable 4-bit mode
- Set DMA\_EN to enable DMA
- Set STRM\_BLK to enable Stream mode
- Set MMC\_CMDATWR\_RD to enable Write data transfers
- DATA\_EN

Also, the following registers must be configured appropriately:

- MMC\_BLKLEN[BLK\_LEN] must be configured with the number of bytes to be transferred.
- MMC\_NUMBLK[NUM\_BLK] must be set to 0x0001.

### ]

Note

Before the transfer is initiated, MMC\_BLKLEN must be programmed with the number of bytes to be written. This is different than the MMC specification requirements for a stream data Write operation, which can be stopped with CMD12 at any time before the maximum number of bytes are transferred.

### 5.6.4 MMC Card Stream Data Read (MMC Only)

The stream data read looks like the single-block Read except that a stop-transmission command (CMD12) must be sent after the data transfer. After writing the MMC\_CMDAT register, software must start the process of reading the MMC\_RXFIFO as described in Section 5.6.12.2.

When it uses DMA, software must also configure the DMA channel to send an interrupt request after all the data is read. After the DMA interrupt request, or after software reads all of the data, software must send the stop-transmission command (CMD12).

These bits must be specified in MMC\_CMDAT for a data read:

- SD\_4DAT for 4-bit mode
- DMA\_EN for the DMA
- STRM\_BLK must be set
- Clear WR\_RD for a Read

Note

DATA\_EN

Also, the following registers must be configured appropriately:

- MMC\_BLKLEN to specify the number of bytes to transfer.
- MMC\_NUMBLK must be configured to 0x0001
- MMC\_RDTO to specify the read time-out period

Before the transfer is initiated, MMC\_BLKLEN must be programmed with the number of bytes to be read. This is different than the MMC specification requirements for stream data-Read operation, which can be stopped with CMD12 any time before the max number of bytes are transferred.

# 5.6.5 Basic, No Data, Command and Response Sequence

The MMC/SD/SDIO controller performs basic MMC/SD or SPI bus transactions. It formats the command from the command registers and generates and appends a 7-bit CRC, if applicable. It then performs the following steps:

- 1. Serially transmits the result on MMCMD.
- 2. Collects the response data.
- 3. Validates the response CRC.

It also checks for response time-outs and card-busy, if applicable. The response data is placed into the MMC\_RES FIFO and the status of the transaction is recorded in the MMC\_STAT status register. Software accomplishes these tasks by writing the Control registers as follows:

- 1. Write to the following registers, as necessary:
  - MMC\_CMD
  - MMC\_ARGH
  - MMC\_ARGL
  - MMC\_RESTO
- Write to MMC\_CMDAT with the appropriate value. This register must always be written, even if there is no change to the register. Writing MMC\_CMDAT starts the command sequence.



- 3. Write to the MMC\_I\_MASK register, and wait for and verify the MMC\_I\_REG[END\_CMD\_RES] interrupt condition or poll the MMC\_STAT or MMC\_I\_REG registers for END\_CMD\_RES.
- 4. Read the MMC\_RES FIFO and MMC\_STAT registers.

Some cards may become busy as the result of receiving a command. Software can wait for the card to become not busy by writing to the MMC\_I\_MASK register and waiting for the MMC\_I\_REG[PRG\_DONE] interrupt condition. Alternatively, software can start communication with another card. Software cannot access the same card again until the card is no longer busy. For details, refer to MultiMediaCard System Specification Version 3.3.1.

### 5.6.6 Card Data Transfer

A data transfer is a command and response sequence with the addition of a data transfer to/from a card. Software must follow the steps presented in the preceding section (Section 5.6.5). Before writing the MMC\_CMDAT register, software must write the following registers as necessary.

- MMC\_RDTO
- MMC\_BLKLEN
- MMC\_NUMBLK

Next, software must read MMC\_RES and read or write the MMC\_RXFIFOs or MMC\_TXFIFOs. After completely reading or writing the data FIFOs, software must wait for the appropriate interrupt requests or poll. The MMC\_STAT status register must be read to check the status of the transaction and ensure that the transaction is complete.

When using DMA requests, the controller indicates to the DMA controller when a FIFO is ready for reading or writing. All FIFO Reads and Writes should empty and fill the FIFO to which they are connected. If at any time software does not fill the MMC\_TXFIFO (32 bytes), software must notify the controller by setting the MMC\_PRTBUF[PRT\_BUF]. Software can write more bytes of data than is needed into the MMC\_TXFIFO, but the controller transmits only the number of bytes specified in the MMC\_BLKLEN register.

During write-data transfers, a card can become busy while programming the data. Software can wait for the card to become not busy by writing the MMC\_I\_MASK register and waiting for the MMC\_I\_REG[PRG\_DONE] interrupt request. Alternatively, software can start communication with another card. For details, refer to the MultiMediaCard System Specification Version 3.3.1.

The MMC/SD/SDIO controller performs data transactions in all the basic modes: Single Block, Multiple Blocks, and Stream.

# 5.6.7 Card Block Data Write

A block of data is written to a card in a single-block data Write. In a multiple-block Write, the controller performs multiple single-block write-data transfers on the MMC/SD/SDIO bus.

If both MMC\_TXFIFOs become empty during data transmission, the MMC/SD/SDIO controller turns off MMCLK. After a MMC\_TXFIFO is written, the controller turns on MMCLK.

These bits must be programmed in MMC\_CMDAT for a data Write:

- SD\_4DAT for 4-bit mode
- DMA\_EN for the DMA
- STRM\_BLK if the data transfer type is in Stream mode (MMC Only)
- WR\_RD for a Write
- DATA\_EN

Also, the following registers must be configured appropriately:

- MMC\_BLKLEN if the block length is different from that of the previous block-data transfer or this
  is the first time the parameter is specified.
- MMC\_NUMBLK to specify the number of blocks to transfer

After writing the MMC\_CMDAT register, software must start writing the MMC\_TXFIFO through DMA or program I/O with all of the data to be written to the card. Software must then wait for the transmission to complete by waiting for the MMC\_I\_REG[DATA\_TRAN\_DONE] and MMC\_I\_REG[PRG\_DONE] interrupt requests. Software can then read the MMC\_STAT status register to verify the status of the transaction.

### 5.6.8 Card Block Data Read

In a single-block data Read, a block of data is read from a card. In a multiple-block data Read, the controller performs multiple single-block read-data transfers on the MMC/SD/SDIO bus.

If both MMC\_RXFIFOs become full during the data transmission from the card, the controller turns off MMCLK. After software empties the FIFO to which it is connected, the controller turns MMCLK back on.

These bits must be specified in MMC\_CMDAT for a data Read:

- SD\_4DAT, if using 4-bit mode
- DMA\_EN, if using the DMA
- STRM\_BLK, if the data transfer type is in Stream mode (MMC Only)
- WR\_RD, for a Read
- DATA\_EN

Also, the following registers must be set appropriately:

- MMC\_BLKLEN, block length if the block length is different from the previous block-data transfer or this is the first time that the parameter is being specified.
- MMC\_NUMBLK, number of blocks to be transferred
- MMC\_RDTO, to specify the Read time-out period

After writing to the MMC\_CMDAT register, software must start reading the MMC\_RXFIFO through the DMA or program I/O to read the data sent by the card.

While accessing MMC\_RXFIFO, software must monitor the DATA\_TRAN\_DONE status. It can then read the MMC\_STAT status register to verify the status of the transaction.

The controller marks the data transaction as timed out if it does not receive data before the end of the time-out period. The time-out period is defined as follows:

Software is required to calculate this value and write the appropriate value into the MMC\_RDTO register.

$$Timeout = \frac{MMC\_RDTO[READ\_TO] \times 13128}{10^9} \sec^{-1}$$

### 5.6.9 Card SPI Functionality

The MMC/SD/SDIO controller can address two cards in SPI mode using the MMCCS0 and MMCCS1 chip-select pins. After software specifies the card address and enables the MMCCS0 and/or MMCCS1 chip selects, the chip-select signal pins MMCCS0 or MMCCS1 are driven active-low at the negative edge of MMCLK after two MMCLK cycles. Software de-asserts the chip-select pins after it performs at least one of the following tasks:



- Turn off the chip-select enable.
- Select a different card.

Software specifies the card address in the MMC\_SPI register. The address can be changed for every command.

In SPI mode, software can perform a CRC check. The default is no CRC checking. The command and data are sent on the MMC/SD/SDIO bus aligned to every eight MMCLKs as described in the SPI section of the *MultiMediaCard System Specification Version 3.3.1*.

In a Read sequence, the card can return data or a data-error token. If a data-error token is received, the controller stops the transmission and updates the status register.

In a system with multiple cards running in SPI mode, there is a limitation if the system must interleave commands to both cards. For example, when programming Card 0, then switch to Card 1, then back to Card 0, the Status register bits do not properly reflect the status of the active card. The workaround is to program the GPIO so that it monitors the SPI interface of interest. Poll the GPIO status register to obtain the status of either card.

### 5.6.10 SDIO Card Communication Protocol

SDIO cards can perform data transfers in 1-bit or 4-bit mode. Software selects 1-bit or 4-bit data transfers by writing to the SD\_4DAT bit in the MMC\_CMDAT register.

### 5.6.11 Basic, No Data, Command-Response Sequence

The MMC/SD/SDIO controller performs the basic MMC/SD/SDIO transaction as follows:

- 1. Format the command from the MMC\_CMD, CMD\_ARGH and CMD\_ARGL Command registers.
- 2. Generate and append the 7-bit CRC, if applicable.
- 3. Serially transmit the command and CRC to the MMC/SD/SDIO CMD bus.

The MMC/SD/SDIO controller then collects the response data, validates the CRC, and checks for response time-outs and the card busy condition, if applicable. The response data is located in the MMC\_RES FIFO, and the transaction status is located in the MMC\_STAT Status register. To accomplish these tasks, the application completes the following steps:

- 1. Write to the Control registers, as necessary.
- 2. Write to the MMC\_CMDAT register.
- 3. Either poll MMC\_STAT[END\_CMD\_RES] or unmask MMC\_I\_MASK[END\_CMD\_RES] and wait for the END\_CMD\_RES interrupt request from the controller.
- 4. Read the command response from the MMC\_RES FIFO.
- 5. Wait for PRG\_DONE by polling or interrupt request if the command is expected to respond busy.
- 6. Check the status in MMC\_STAT Status register.

The command sequence starts on the MMC/SD/SDIO bus after software writes to the MMC\_CMDAT register. Some cards can become busy as the result of a command. The application can wait for the card to become "not busy" by any of the following methods:

- Write to the MMC\_I\_MASK register and wait for the PRG\_DONE interrupt request.
- Poll the MMC\_STATUS register.
- Start communicating with another card.

Software cannot access the same card again until the card is no longer busy.

# 5.6.12 Data Transfer

A data transfer is a command-response sequence with the addition of a data transfer to/from a card. For details, refer to the examples in Section 5.6.

Software must execute the protocol described in Section 5.6.11. After software writes the registers, it must complete the following steps:

- 1. Begin the read or write of the MMC\_RXFIFO or MMC\_TXFIFO, respectively.
- 2. Wait for END\_CMD\_RES.
- 3. Read the MMC\_RES as described in the basic, no data, command-response sequence in Section 5.6.11.

After software reads or writes the data FIFOs, it must wait for the appropriate interrupt requests to ensure that the transaction is complete and then check the transaction status in the MMC\_STAT status register.

Using request signals, the controller indicates to software when a FIFO is ready for Reads or Writes. All application FIFO Reads/Writes empty/fill the FIFO to which they are connected. If at any time the MMC\_TXFIFO is not filled (32 bytes) by the application, the application software must notify the controller of this situation by configuring the MMC\_PRTBUF register. The application can write more data bytes than necessary into the MMC\_TXFIFO; however, the controller transmits only the number of bytes specified in the MMC\_BLKLEN register.

At the end of any MMC/SD/SDIO bus data transfer, the controller notifies the application through the MMC\_DATA\_TRAN\_DONE interrupt request that the data transfer is complete. The MMC\_PRG\_DONE interrupt condition is asserted if the card is not busy after a data Write.

On write data transfers, a card may become busy while it is programming the data. The application can wait for the card to become "not busy" by writing the MMC\_I\_MASK register and waiting for the PRG\_DONE interrupt request, or the application can start communication to another card.

The MMC/SD/SDIO controller performs data transactions in all the basic modes: Single Block, Multiple Blocks, and Stream.

### 5.6.12.1 Block Data Write

A block of data is written to a card in a single-block data Write. In a multiple-block data Write, the controller repeatedly performs the single-block Write data transfer on the MMC/SD/SDIO bus. Software executes the protocol, as follows:

- 1. Write to the Control registers, as necessary.
- 2. Write to the MMC\_CMDAT register.
- 3. Write to the data MMC\_TXFIFOs and wait for the END\_CMD\_RES before reading the command response from MMC\_RES\_FIFO.
- 4. Wait for DATA\_TRAN\_DONE and PRG\_DONE by polling or interrupt requests.
- 5. Read the MMC\_STAT register.

After starting the command sequence, the application software must begin writing to the MMC\_TXFIFO and continue writing until all the data (for example, from the record or frame) is written into the FIFO. The application software must then wait for the DATA\_TRAN\_DONE and PRG\_DONE conditions by either polling or interrupt requests and then verify the transaction status by reading the MMC\_STAT status register.

For MMC/SD/SDIO open-ended multiple block Writes, the stop-transmission command (CMD12) must be sent to the card after the data transmission is complete. For SPI multiple block Writes, the controller terminates the transmission with a stop-tran token. Therefore, in SPI mode, multiple block Writes do not require a CMD12 after the data transmission is complete.

The following parameters must be defined in a block-data Write:



- Data transfer is a Write.
- Block length if it is different from the previous block-data transfer or the parameter is specified for the first time
- Number of blocks to be transferred.

### 5.6.12.2 Block Data Read

In a single block-data Read, a block of data is read from a card. In a multiple block Read, the controller repeatedly performs the single block-Read data transfer on the MMC/SD/SDIO bus. Software executes this protocol of events for the application as follows:

- 1. Write to the Control registers, as necessary.
- 2. Write to the MMC\_CMDAT register.
- 3. Read the data from the MMC\_RXFIFOs and wait for the END\_CMD\_RES before reading the command response from MMC\_RES\_FIFO.
- 4. Wait for DATA\_TRAN\_DONE and PRG\_DONE by polling or interrupt requests.
- 5. Read the MMC\_STAT register.

The application software must perform the following steps after starting the command sequence:

- 1. Begin reading the MMC\_RXFIFO and continue reading it until all data is read from the FIFO
- 2. The application software must then wait for DATA\_TRAN\_DONE by polling or interrupt requests.
- 3. Read the MMC\_STAT status register to verify the transaction status.

For open-ended multiple block Reads, the stop-transmission command (CMD12) must be sent to the card after the data transmission is complete. For a description of the stop-transmission command, consult the *SDIO Card Specification*. In a multiple block-data Read, these parameters must be specified:

- Data transfer is a Read.
- Block length if it is different from the previous multiple block-data transfer, or the parameter is being specified for the first time.
- Number of blocks to be transferred.
- Receive data time-out period.

The controller marks the data transaction as timed out if data is not received before the timeout period ends. The length of the timeout period is defined as follows, and software must calculate this length value:

Read timeout = (MMC\_RDTO \* 13128) ns

### 5.6.12.3 Stop Data Transmission Command (CMD12) or IO ABORT (CMD52)

In the MMC and SD protocols, a data transmission is stopped with the stop-transmission command (CMD12). In the SDIO protocol, data transmission is stopped with CMD52 by setting the SDIO ASx register to abort the data transmission.

To stop a data transmission, the MMC\_CMDAT[STOP\_TRAN] bit must be set using CMD12 or CMD52. Do not set STOP\_TRAN if using CMD52 to abort a data transmission to a different function other than the current function's data transmission.

Since CMD12 and CMD52 abort are sent in parallel with a data transfer, SD\_4DAT, DMA\_EN, STRM\_BLK, WR\_RD, DATA\_EN bits in the MMC\_CMDAT register must remain set as for the previous data transfer command. Also, read and/or write service to MMC\_RXFIFO and MMC\_TXFIFO, respectively, must continue during CMD12 and CMD52.

Software can stop a data transmission at any time with CMD12 or CMD52, but it cannot send a CMD12 during an SPI mode Write.

Copyright © 2009 Marvell

### 5.6.13 Overlapping a Command with a Data Transfer

Any command that does not have a data transfer can be issued during the data transfer from a previous command. The Control registers for the overlapping command cannot be written until after END\_CMD\_RES has asserted, either by interrupt request or polling.

Because the command is sent in parallel with a data transfer, the data SD\_4DAT, DMA\_EN, STRM\_BLK, and WR\_RD, DATA\_EN control in MMC\_CMDAT register must remain set as in the previous data transfer command. Also, read and/or write service to the MMC\_RXFIFO and/or MMC\_TXFIFO, respectively, must continue during the overlapping command.

If a data transfer overlaps with a stop-transmission command, CMD12, or a SDIO abort, with CMD52, the MMC\_CMDAT signal STOP\_TRAN must be set.

The controller does not support issuing a new command with a data transfer while the data transfer of a previous command is on the MMC/SD/SDIO bus.

### 5.6.14 Busy Sequence

A card can respond as busy either after any data block for single- or multiple-block Write operations or after any R1b type response. The card responds as busy by pulling the DAT0 pin low and stops pulling the DAT0 pin low when it is no longer busy.

The MMC/SD/SDIO controller automatically checks for busy after every data block for single- and multiple-block Write operations. For commands with R1b-type responses, set BUSY in the MMC\_CMDAT register. If BUSY is set, the controller checks for busy after the command response.

When the card is not busy or stops being busy, the controller asserts the PRG\_DONE bit in the MMC\_STAT register and generates the PRG\_DONE interrupt request if the interrupt condition is not masked.

A busy signal on the MMC/SD/SDIO bus means the controller can send only these two commands:

- Send-status (CMD13)
- Disconnect (CMD7).

Software disconnects a card while it is in a busy state, the card de-asserts the busy signal, and software can connect to a different card. Software cannot start another command sequence on the same card while the card is busy.

# 5.7 MMC/SD/SCIO Controller Registers

This section begins with an overview of the registers in the MMC/SD/SDIO controller. Software configures this set of registers before the command sequence on the MMC/SD/SDIO bus. Table 79 lists the address, name, and description of the MMC/SD/SDIO controller registers for each of the two MMC/SD/SDIO controller modules, MMC1 and MMC2. Table 82 through Table 102 describe the registers and FIFOs in detail. For easy reference, the summary tables include the page number of the detailed description for each register.

#### Table 79: MMC/SD/SDIO Controller Register Summary for MMC1

Address 0x4110_0000	Register Name	Page
0x4110_0000	MMC Clock Start/Stop Register (MMC_STRPCL)	page 156
0x4110_0004	MMC Status Register (MMC_STAT)	page 156
0x4110_0008	MMC Clock Rate Register (MMC_CLKRT)	page 159
0x4110_000C	MMC SPI Mode Register (MMC_SPI)	page 159



Address 0x4110_0000	Register Name	Page
0x4110_0010	MMC Command Data Register (MMC_CMDAT)	page 160
0x4110_0014	MMC Response Timeout Register (MMC_RESTO)	page 163
0x4110_0018	MMC Read Timeout Register (MMC_RDTO)	page 163
0x4110_001c	MMC Block Length Register (MMC_BLKLEN)	page 164
0x4110_0020	MMC Number of Blocks Register (MMC_NUMBLK)	page 164
0x4110_0024	MMC Partial Buffer Register (MMC_PRTBUF)	page 165
0x4110_0028	MMC Interrupt Mask Register (MMC_I_MASK)	page 166
0x4110_002C	MMC Interrupt Request Register (MMC_I_REG)	page 167
0x4110_0030	MMC Command Register (MMC_CMD)	page 170
0x4110_0034	MMC Argument High Register (MMC_ARGH)	page 170
0x4110_0038	MMC Argument Low Register (MMC_ARGL)	page 171
0x4110_003c	MMC RESPONSE FIFO (MMC_RES)	page 171
0x4110_0040	MMC RECEIVE FIFO (MMC_RXFIFO)	page 171
0x4110_0044	MMC TRANSMIT FIFO (MMC_TXFIFO)	page 172
0x4110_0048	MMC READ WAIT Register (MMC_RDWAIT)	page 173
0x4110_004C	MMC Blocks Remaining Register (MMC_BLKS_REM)	page 173
0x4110_0050- 0x4110_FFFC	Reserved	

### Table 79: MMC/SD/SDIO Controller Register Summary for MMC1 (Continued)

### Table 80: MMC/SD/SDIO Controller Register Summary for MMC2

Address 0x4200_0000	Register Name	Page
0x4200_0000	MMC Clock Start/Stop Register (MMC_STRPCL)	page 156
0x4200_0004	MMC Status Register (MMC_STAT)	page 156
0x4200_0008	MMC Clock Rate Register (MMC_CLKRT)	page 159
0x4200_000c	MMC SPI Mode Register (MMC_SPI)	page 159
0x4200_0010	MMC Command Data Register (MMC_CMDAT)	page 160
0x4200_0014	MMC Response Timeout Register (MMC_RESTO)	page 163
0x4200_0018	MMC Read Timeout Register (MMC_RDTO)	page 163
0x4200_001c	MMC Block Length Register (MMC_BLKLEN)	page 164
0x4200_0020	MMC Number of Blocks Register (MMC_NUMBLK)	page 164

Copyright © 2009 Marvell

Address 0x4200_0000	Register Name	Page
0x4200_0024	MMC Partial Buffer Register (MMC_PRTBUF)	page 165
0x4200_0028	MMC Interrupt Mask Register (MMC_I_MASK)	page 166
0x4200_002c	MMC Interrupt Request Register (MMC_I_REG)	page 167
0x4200_0030	MMC Command Register (MMC_CMD)	page 170
0x4200_0034	MMC Argument High Register (MMC_ARGH)	page 170
0x4200_0038	MMC Argument Low Register (MMC_ARGL)	page 171
0x4200_003c	MMC RESPONSE FIFO (MMC_RES)	page 171
0x4200_0040	MMC RECEIVE FIFO (MMC_RXFIFO)	page 171
0x4200_0044	MMC TRANSMIT FIFO (MMC_TXFIFO)	page 172
0x4200_0048	MMC READ WAIT Register (MMC_RDWAIT)	page 173
0x4200_004C	MMC Blocks Remaining Register (MMC_BLKS_REM)	page 173
0x4200_0050-0x4200_FFFC	Reserved	

### Table 80: MMC/SD/SDIO Controller Register Summary for MMC2

### Table 81: MMC/SD/SDIO Controller Register Summary for MMC3 (For PXA31x Only)

Address 0x4250_0000	Register Name	Page
0x4250_0000	MMC Clock Start/Stop Register (MMC_STRPCL)	page 156
0x4250_0004	MMC Status Register (MMC_STAT)	page 156
0x4250_0008	MMC Clock Rate Register (MMC_CLKRT)	page 159
0x4250_000c	MMC SPI Mode Register (MMC_SPI)	page 159
0x4250_0010	MMC Command Data Register (MMC_CMDAT)	page 160
0x4250_0014	MMC Response Timeout Register (MMC_RESTO)	page 163
0x4250_0018	MMC Read Timeout Register (MMC_RDTO)	page 163
0x4250_001c	MMC Block Length Register (MMC_BLKLEN)	page 164
0x4250_0020	MMC Number of Blocks Register (MMC_NUMBLK)	page 164
0x4250_0024	MMC Partial Buffer Register (MMC_PRTBUF)	page 165
0x4250_0028	MMC Interrupt Mask Register (MMC_I_MASK)	page 166
0x4250_002c	MMC Interrupt Request Register (MMC_I_REG)	page 167
0x4250_0030	MMC Command Register (MMC_CMD)	page 170
0x4250_0034	MMC Argument High Register (MMC_ARGH)	page 170




Address 0x4250_0000	Register Name	Page
0x4250_0038	MMC Argument Low Register (MMC_ARGL)	page 171
0x4250_003C	MMC RESPONSE FIFO (MMC_RES)	page 171
0x4250_0040	MMC RECEIVE FIFO (MMC_RXFIFO)	page 171
0x4250_0044	MMC TRANSMIT FIFO (MMC_TXFIFO)	page 172
0x4250_0048	MMC READ WAIT Register (MMC_RDWAIT)	page 173
0x4250_004C	MMC Blocks Remaining Register (MMC_BLKS_REM)	page 173
0x4250_0050-0x4250_FFFC	Reserved	

### Table 81: MMC/SD/SDIO Controller Register Summary for MMC3 (Continued)(For PXA31x Only)

# 5.7.1 MMC Clock Start/Stop Register (MMC\_STRPCL)

MMC\_STRPCL, defined in Table 82, allows software to start or stop MMCLK. The STRT\_CLK and STOP\_CLK bits in this register are automatically cleared after the MMCLK is started or stopped. If the bit clock is started through the STRT\_CLK bit, the bit clock cannot be stopped through the STOP\_CLK bit until after two bit clocks. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



#### Table 82: MMC\_STRPCL Bit Definitions

# 5.7.2 MMC Status Register (MMC\_STAT)

MMC\_STAT, defined in Table 83, is the status register for the MMC/SD/SDIO controller. All the register bits are cleared when MMC\_CMDAT is written, except PRG\_DONE, DATA\_TRAN\_DONE,

Copyright © 2009 Marvell

FLASH\_ERR, CLK\_EN, CRC\_RD\_ERR and CRC\_WR\_ERR, which are cleared if the new command does not perform a data transfer and the new command is not CMD52 for an SDIO suspend operation. CLK\_EN is never reset—it always indicates the state of the MMCLK. Also, bit 6 is always set automatically.

In a system with multiple cards running in SPI mode, there is a limitation if the system has to interleave commands to both cards. For example, if programming Card 0, then switching to Card 1, then back to Card 0, the status register bits do not properly reflect the status of the card that is active. The workaround for this problem is to program the GPIO to monitor the SPI interface of interest and then poll the GPIO status register to obtain the status of either card.

This is a read-only register. Ignore reads from reserved bits.

		-	ica + >		ddı	res	s		_		M	MC.	_S	TAT	-		-				м	мс	SD	/S		)			_			
User Settings									<u> </u>																							
Bit	31 Re		29 rve		27	26	25	24	23	22	21	20	19	18	17	ACK	15		S		DONE	r or		8	7	6	2 ERR	4 TOKEN	3 2	2 2	1 SES	READ <sup>o</sup>
																SDIO_SUSPEND	SDIO INT	RD STALLED	D CMD	DONE	TRA		SHE	z	Reserved	Reserved		ERR	RD	C WR		TIME_OUT_F
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	e		D	esc	rip	tio	n															
		31	:17			-	_						Re	eser	ved																	
			16				R		S	USI	DIO_ PEN CK		0	DIO = No = SI	o su	spe	nd			-		ded	by \$	SDI	O c	ard						
			15				R		S	SDI	11_C	١T	0	DIO = No = SI	o int	erru	pt	ot														
			14				R		ç		D_		0	ead = No = Re	o sta	all	a tra	ansf	er s	stalle	əd ir	n re:	spo	nse	to I	RD_	_wa	ЛТ				
			13				R		EI		_CM ES	1D_	0	nd C = Co = Co	omn	nand	l ar	id re	espo	ons							lete					
			12				R		Pl	٦G_	_DC	NE	0	ogra = Ca = Ca	ard I	nas	not	finis														
			11				R			TR	ATA_ AN_ ONE	_	0	ata <sup>-</sup> = Da = Da	ata t	rans	smis	ssio	n to	o ca					e							

### Table 83: MMC\_STAT Bit Definitions




		nys Ise			ddı İ	res	S				МГ	NC.	_S1	ΓΑΤ	•						MN	/C/	SD	)/SI	DIC	)						
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	Se	rve	d												SDIO_SUSPEND_ACK	SDIO_INT	<b>RD_STALLED</b>	END_CMD_RES	PRG_DONE	DATA_TRAN_DONE	SPI_WR_ERR	FLASH ERR	CLKEN	Reserved	Reserved	RES_CRC_ERR		CRC_RD_ERR	WR	TIME_OUT_RES	TIME OUT READ
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Bi	ts			Ac	ce	SS		Na	me	•		De	sc	rip	tio	า															
	BitsAccessNameDescription10RSPI_WR_ERRSPI Write Error 0 = No error 1 = Write data rejected by card due to a write error9RFLASH_ERRFLASH Error 0 = No error 1 = Flash programming error																															
	9     R     FLASH_ ERR     FLASH Error 0 = No error														erro	r																
			8				R			CLŀ	(_EI	N	0 =	= MI	MCI		s dis															
		7	<b>'</b> :6			-	_			-	_		Re	ser	ved																	
			5				R		R		_CR RR	C_	0 =	= Nc	o eri	e CR or erro				spor	nse											
			4				R				ER KEN		0 =	= Nc	o eri	r Tol or te ata e	oke	n	ken	rec	eive	d										
			3				R		С		_RI RR	D_	0 =	= Nc	o eri	d Er or erro		rec	eive	ed c	lata											
			2				R		С		_WI RR	२_	0 =	= Nc	o eri	e Er or data		ecte	ed b	у са	ard	due	to	a Cl	RC	erro	or					
			1				R		TI		_OL ES	JT_	0 =	= Nc	o tim	Res ne o resp	ut		nec	l ou	t											
			0				R		TI		_OL AD		0 =	= Nc	o tim	Rea ne o read	ut	ta ti	mec	d ou	t											

### Table 83: MMC\_STAT Bit Definitions (Continued)

# 5.7.3 MMC Clock Rate Register (MMC\_CLKRT)

MMC\_CLKRT, defined in Table 84, specifies the frequency of MMCLK. Software should write to this register only after turning the clock off and an interrupt request is generated to indicate that MMCLK has been turned off, MMC\_I\_REG[CLK\_IS\_OFF]. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



#### Table 84: MMC\_CLKRT Bit Definitions

# 5.7.4 MMC SPI Mode Register (MMC\_SPI)

MMC\_SPI, defined in Table 85, configures the MMC/SD/SDIO controller for SPI mode. This register is for SPI mode only, and software configures it. Software must set both the SPI\_MODE bit and the SPI\_CS\_EN bit to configure the MMC/SD/SDIO controller for SPI mode. Otherwise, the MMC/SD/SDIO controller remains in MMC/SD/SDIO mode. For example, if an SPI card is connected to the MMCCS1 pin, software must set each of the following bits:


- SPI\_MODE
- SPI\_CS\_EN
- SPI\_CS\_ADDRESS must be set or cleared

In a system with multiple cards running in SPI mode, there is a limitation if the system has to interleave commands to both cards. For example, if programming Card 0, then switching to Card 1, then back to Card 0, the status register bits do not properly reflect the status of the card that is active. The workaround is to program the GPIO to monitor the SPI interface of interest, then poll the GPIO status register to obtain the status of either of the cards.

This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



### Table 85: MMC\_SPI Bit Definitions



# 5.7.5 MMC Command Data Register (MMC\_CMDAT)

MMC\_CMDAT, shown in Table 86, controls the command sequence. When MMCLK is turned on, a software Write to this register starts the command sequence on the MMC/SD/SDIO bus. Writing MMC\_CMDAT automatically clears the MMC\_STAT register and automatically clears the MMC\_RXFIFO and MMC\_TXFIFO, except if the STOP\_TRAN bit is written to an 0b1 or the command is SDIO CMD52.

For SDIO suspend/resume operations (CMD52), the data programmed into the MMC\_CMDAT register must be set for the command that is to be suspended or resumed, not the actual CMD52 itself (bits 2 and 3 are commonly set incorrectly). The MMC/SDIO controller does not store the context of the command being suspended or resumed, so the appropriate bits must always be set even when current transactions are suspended or resumed.

If a command is to be sent in parallel with a data transfer, the SD\_4DAT, DMA\_EN, STRM\_BLK, and WR\_RD, DATA\_EN data control bits must remain as set in the previous data transfer command. Also, read and write service from and to MMC\_RXFIFO and MMC\_TXFIFO, respectively, must continue during the overlapping command.

This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

			sic +				ldı	e	5 S					M	мс	_C	MC	) A	Т							M	MC	2/:	SC	)/S	D	10						
-	1	30	2		28		97	26	25		4 2	2	22	21	20	10	9 18	1	7	16	15	1.	1	13	12	11	1	n (	0	8	7		6	5	4	3	2	
-			erv	-	-	2	27	20	23		4 2	3	22	21	20	1:	9   1 C	•	1	10	13	14	+		SUSPEND			Z	Reserved			DMA_EN	-	<b>~</b>	ц Х			
? E	, Bit	? S	?		?	1		? ce	? S S	?	-		? me	?	?	? D	? es	? cri		? :io	? n	?		0 0	0	0	0		22 ?	0	1		 0	0	יט: ס	0	0	
			1:1 13	4				R	/W							S 0	ese DIC = N = S	R o I	es es	um	ne	2, I	re	sur	ne	a s	usp	bei	nd	ed	da	ta	tra	nsf	ər			
			12					R	/W					PEI		0	DIO = N = S	0 9	sus	spe	nd	2, :	su	isp	enc	d cu	rre	ent	da	ata	tra	ins	fer					
			11					R	/W					010_ E	_	0	DIC = D = E	isa	able	e ir	nter	rup	ot		er t	o cł	nec	:k 1	for	an	S	DI	O iı	ntei	rup	ot fr	om	t
			10					R	/W							0	top = N = S	0 9	sto	р																		
			9					-					-	_		R	ese	rve	ed																			
			8					R	/W			S	D_	4D/	٩T	0	D 4 = E = E	na	ble	÷1∙	bit																	
			7					R	/W			D	MA	<b>\_Е</b>	N	W M re 0	MA /her MC eque = P = D	n D _R esta roo	oM XF s. gra	A n FIF	O_ nec	RD 1 IC	)_  ) i	RE su	Q a	and d to	MI se	MC ervi	C	TXI e to	FIF	e F	FIF		RE	Q ii	nter	r
			6					R	/W				IN	ΙT		0	itial = N = F	o i	nit	iali			ı,	pre	ceo	de c	con	nm	nar	nd s	sec	que	enc	e v	/ith	80	MM	
			5					R	/W				BL	JSY	,	S  cc 0	usy pec omn = N = B	nai o l	nd- วนร	res sy s	spo sigr	nse nall	e s in	seq g	lue	nce		-		-							rrer	1

### Table 86: MMC\_CMDAT Bit Definitions



	Ph bas	-				res	ss		_		M	NC.	_C	MD	AT							MN	/C	/SC	)/S		C			_			
User Settings																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1	6 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	se	rve	d			-							-						SDIO_RESUME	SDIO_SUSPEND	SDIO_INT_EN		_	SD 4DAT			BUSY	STRM BLK		₽	E S H	ES_TYP
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?		?	0	0	0	0	?	0	1	0	0	0	0	0	0	0
	Bit	s			Ac	ce	ss		Na	me			De	esc	rip	ti	on																
			4			R	/W		ST	ΓRΜ	_B	LK	0 =	= No	ot ir	ı st	trea				ent	con	nma	and	sec	que	nce	is i	n st	rea	m n	node	ə
		:	3			R	/W	,	WR_	RI	D	0 =		irre	nt				d se d se														
		:	2			R	/W		C	)ATA	_E	N	0 =	ita E = No = Cu	o da	ata	tra			d in	clu	des	a d	lata	tra	nsfe	ər						
		1	:0			R	/W		RI	ES_	ΓY	PE							for	the	cu	rren	t co	omn	nan	d (s	see	Tab	le 8	<b>37</b> )			

### Table 86: MMC\_CMDAT Bit Definitions (Continued)


### Table 87: CMD\_DAT\_CONT RES\_TYPE Bit Field Encoding

	Response	Format				
RES_ TYPE	ММС	SD	SDIO	MMC - SPI	SD-SPI	SDIO- SPI
0b00	No Response			, <u>, , , , , , , , , , , , , , , , , , </u>		'
0b01	R1,R4,R5	R1,R6	R1,R4,R5,R6	R1	R1	R1
	6 bytes	6 bytes	6 bytes	1 byte	1 byte	1 byte
0b10	R2	R2	R2	R2	R2	R2,R5
	17 bytes	17 bytes	17 bytes	2 bytes	2 bytes	2 bytes
0b11	R3	R3	R3	R3	R3	R3,R4
	6 bytes	6 bytes	6 bytes	5 bytes	5 bytes	5 bytes

## 5.7.6 MMC Response Timeout Register (MMC\_RESTO)

MMC\_RESTO, shown in Table 88, controls the number of MMCLKs that the controller must wait after the command before it can turn on the timeout error to indicate no response within the timeout period. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.





### 5.7.7 MMC Read Timeout Register (MMC\_RDTO)

MMC\_RDTO, shown in Table 89, specifies the number of MMC Low Clocks (19.5 MHz/256) in the timeout period after the transmission of the command. If data is not received within the timeout period, the controller records a received-data-timeout error. The unit of measure for this register is 13128 ns. For example, if READ\_TO is configured to 0b10, the controller waits 26256 ns after the command response is transmitted for data to start; if data is not provided, the controller records a received-data-timeout error.

The Read Data TimeOut state machine that uses this count runs until one of the following events occurs:

- The controller receives the first bit of the read data, after sending the Read data command.
- A command is sent with MMC\_CMDAT[STOP\_TRAN] bit set (typically CMD12).
- Enough time has elapsed, with the MMC clock running, for the RDTO state machine to finish counting down and generate a timeout.


#### Note

Software must set READ\_TO to 0b10 or greater because it requires a minimum of two MMCLK cycles after the last command response end bit and before the first data bit occurs.

This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.




#### Table 89: MMC\_RDTO Bit Definitions



# 5.7.8 MMC Block Length Register (MMC\_BLKLEN)


MMC\_BLKLEN, shown in Table 90, specifies the number of bytes in a block of data. The number of bytes in a block can be specified up to 2048. This register must always be configured to a value that is greater than zero. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



#### Table 90: MMC\_BLKLEN Bit Definitions

# 5.7.9 MMC Number of Blocks Register (MMC\_NUMBLK)


MMC\_NUMBLK, shown in Table 91, specifies the number of blocks to be transferred in Block mode. For Single-Block data transfers, MMC\_NUMBLK must be configured to 0x0001. For Multiple-Block data transfers, MMC\_NUMBLK must be configured to a value greater than 0x0000. For Stream data transfers, MMC\_NUMBLK must be configured to 0x0001, 1 block. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



#### Table 91: MMC\_NUMBLK Bit Definitions

# 5.7.10 MMC Partial Buffer Register (MMC\_PRTBUF)

MMC\_PRTBUF, shown in Table 92, is used when the MMC\_TXFIFO is only partially written (that is, not full). The MMC\_TX FIFOs swap when either MMC\_TXFIFO is full (32 bytes) or PRT\_BUF is set. The MMC/SD/SDIO controller automatically clears this register after the MMC\_TXFIFOs are swapped. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



#### Table 92: MMC\_PRTBUF Bit Definitions



# 5.7.11 MMC Interrupt Mask Register (MMC\_I\_MASK)

MMC\_I\_MASK, shown in Table 93, enables or disables the various interrupt conditions. To disable a specific interrupt condition, set its corresponding mask bit. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

### Table 93: MMC\_I\_MASK Bit Definitions

		hy as				Ado 8	dr	es	S				М	NC_	<u> </u>	MA	sĸ							MN	//C/	SC	0/S	DIC	)						
User Settings																																			
Bit	3	1 3	0	29	2	8 2	7	26	25	24	23	22	21	20	19	18	17	16	5 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	es	er	ve	d																		SDIO_SUSPEND_ACK	SDIO_INT	RD_STALLED	RES ERR		TINT	MMC TXFIFO WR REQ	RXFIFO RD R	IS_OFF	ပ ရ	END_CMD_RES	PRG DONE	V_TR/
Reset	?	?		?	?	?		?	?	?	?	?	?	?	?	?	?	?	?	•	?	?	1	1	1	1	1	1	1	1	1	1	1	1	1
	в	its	;			A	C	ce	ss		Na	me			De	esc	rip	tic	on																
		3	31:	:13				-	_			-	_		Re	eser	ved																		
			1	2				R	/W		s	USF	PEN CK	-	0 =	DIO = Er = Ma	abl	ed	nd	Ac	:kn	owl	edg	е											
			1	1				R	/W			SDIC	۹۱_C	IT	0 =	DIO = Er = Ma	abl	ed	pt																
			1	0				R	/W		R	)_S⁻	ΓALI	LED	0 =	ead = Er = Ma	abl	ed	l																
			ç	9				R	/W		F	RES	_EF	R	0 =	espo = Er = Ma	abl	ed	rror	,															
			8	3				R	/W		1	DAT.	_ER	R	0 =	ata E = Er = Ma	abl	ed																	
			7	7				R	/W			TI	NT		0 =	mec = Er = Ma	abl	ed	erru	pt															
			6	5				R	/W		тх	(FIF) R	O_V EQ	VR_	0 =	(FIF = Er = Ma	abl	ed	e R	lec	que	est													

		nys Ise					res	5 S					MN	//C_	<u> </u>	MA	SK							MN	//C/	/SC	)/S	DIC	)						
User Settings																																			
Bit	31	30	29	9	28	27	26	2	5 24	23	3	22	21	20	19	18	17	16	6 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	ese	rv	e	d																		SDIO SUSPEND ACK	INT	RD_STALLED	RES ERR	DAT ERR	TINT	MMC TXFIFO WR REQ	RXFIFO RD RE	CLK_IS_OFF	ບ 		DONE	TRA
Reset	?	?	?		?	?	?	?	?	?	•	?	?	?	?	?	?	?	?		?	?	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bi	ts				Ac	ce	SS	6	N	ar	ne			D	esc	rip	tic	on																
			5				R	2/W	/	F			O_ EQ	RD	0 :	KFIF = Er = Ma	nabl	ed		Re	qu	est													
			4				R	2/W	1		С	OI	_IS FF	_	0 :	ock = MI = MI	МС	LΚ			ske	əd													
			3				R	2/W	I	5	STO	OP.	_CI	ИD	0 :	op C = Er = Ma	nabl	ed																	
			2				R	2/W	1	E	ΞN	D_ RE	CM ES	D_	0 :	nd C = Er = Ma	nabl	ed		Re	esp	ons	se												
			1				R	2/W	1	F	PR	G_	DO	NE	0 :	ogra = Er = Ma	nabl	ed		)or	ne														
			0				R	2/W	1	D			TR/ NE		0 :	ata 1 = Er = Ma	nabl	ed		Dor	ne														


### Table 93: MMC\_I\_MASK Bit Definitions (Continued)

# 5.7.12 MMC Interrupt Request Register (MMC\_I\_REG)

MMC\_I\_REG, shown in Table 94, identifies the interrupt condition that is requesting service. The FIFO interrupt requests, TXFIFO\_WR\_REQ and RXFIFO\_RD\_REQ, can be masked by the MMC\_CMDAT[MMC\_DMA\_EN] bit. DMA can service the interrupt condition rather than an interrupt request to the interrupt controller (see the interrupt controller chapter). Software must use programmed I/O to monitor these bits. These bits are cleared as described in Table 94. If an RES\_ERR or DAT\_ERR interrupt condition occurs, the type of error is recorded in the MMC\_STAT register. This is a read-only register. Ignore reads from reserved bits.



#### Table 94: MMC\_I\_REG Bit Definitions



	Phys base			res	S				MN	NC.	_I_REG								MMC/SD/SDIO												
User Settings																															
Bit	31 30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	rνe	d		1											Ι			SDIO SUSPEND ACK	INT	RD STALLED	RES ERR	AT		MMC_TXFIFO_WR_REQ	RXFIFO_RD_R	CLK_IS_OFF		END_CMD_RES	PRG_DONE	DATA TRAN DONE
Reset	?? Bits	?	?	? Ас	? cce	? ss	?	? Na	? me	?	?	? De	? sc	? rip	? tio	? n	?	?	0	0	0	0	0	0	0	0	0	0	0	0	0
	5 4 3 2 1			5				R>		EQ		<ul> <li>D Receive FIFO Read Request</li> <li>0 = No request</li> <li>1 = Request for data read from RXFIFO</li> <li>Cleared after each read, but immediately set again unless the RXFIFO is empty.</li> </ul>															FO				
						R		(	CLK O	_IS FF		0 = 1 =	= MI = MI	NCI	_Kr _Kt	urne		off d	off ue t s or		op I	oit ii	n ST	ΓRΡ	P_CI	∟K r	egi	ster			
						R		ST	ΓOΡ	P_CI	MD	<ul> <li>D Stop Transmission Command</li> <li>For stream mode Writes</li> <li>0 = MMC is not ready for the stop transmission command</li> <li>1 = MMC is ready for the stop transmission command</li> <li>Cleared when CMD12 is loaded into MMC_CMD register and MMCLK</li> <li>is started.</li> </ul>															LK				
				2 R						CM ES	D_	<ul> <li>D_ END Command Response</li> <li>0 = MMC has not received the response.</li> <li>1 = MMC has received the response or a response time-out has occurred.</li> <li>Cleared by the MMC_STAT[END_CMD_RES] bit.</li> </ul>																			
						R		PF	RG_	DO	NE	0 = 1 =	= Ca = Ca	ard I ard I	nas nas	not fini:	fini: shee	d pr	d pr ogra TAT	amn	ning	, an	d is	no			bus	у			
		0				R		DA	DC	_TR  DNE		0 = 1 =	= Da = Da	ita t ita t	rans rans	sfer sfer	is r is c	om	com plet TAT	e or	ar							000	curr	ed	

### Table 94: MMC\_I\_REG Bit Definitions (Continued)



# 5.7.13 MMC Command Register (MMC\_CMD)

MMC\_CMD, shown in Table 95, specifies the command index. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.


#### MMC\_CMD MMC/SD/SDIO **Physical Address** base + x30 User Settings 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 Bit 7 6 5 4 3 2 1 0 8 Reserved CMD\_INDX ? ? ? ? ? ? ? ? ? ? Reset ? ? ? ? ? ? ? ? ? ? ? ? ? ? 0 1 0 0 0 0 0 0 Bits Access Description Name Reserved 31:6 \_ 5:0 R/W CMD\_INDX Command Index

### Table 95: MMC\_CMD Bit Definitions

# 5.7.14 MMC Argument High Register (MMC\_ARGH)

MMC\_ARGH, shown in Table 96, specifies the upper 16 bits of the argument for the current command. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.


### Table 96: MMC\_ARGH Bit Definitions



### 5.7.15 MMC Argument Low Register (MMC\_ARGL)


MMC\_ARGL, shown in Table 97, specifies the lower 16 bits of the argument in the current command (see Table 74, "Command Format"). This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.

### Table 97: MMC\_ARGL Bit Definitions



### 5.7.16 MMC RESPONSE FIFO (MMC\_RES)

MMC\_RES, shown in Table 98, contains the response to a command. The FIFO is 16 bits wide and eight entries deep. The FIFO does not contain the 7-bit CRC that is suffixed to the response. The status for CRC checking and response timeout is recorded in the MMC\_STAT Status register. This is a read-only FIFO. Ignore reads from reserved bits.




#### Table 98: MMC\_RES Bit Definitions

# 5.7.17 MMC RECEIVE FIFO (MMC\_RXFIFO)

MMC\_RXFIFO, shown in Table 99, consists of two FIFOs, MMC\_RXFIFO1 and MMC\_RXFIFO2, each 8 bits wide and 32 entries deep. This FIFO holds data that is read from a card (see Receive Data FIFO (MMC\_RXFIFO)). It is a read-only FIFO to software and it is read on 8-bit boundaries. MMC\_RXFIFO is readable on 1-, 2-, or 4-byte boundaries. For example, a STRB instruction reads 1 byte; a STRH instruction reads 2 bytes; and a STR instruction reads 4 bytes. This is a read-only FIFO. Ignore reads from reserved bits.



#### Table 99: MMC\_RXFIFO Bit Definitions



# 5.7.18 MMC TRANSMIT FIFO (MMC\_TXFIFO)

MMC\_TXFIFO, shown in Table 100, consists of two FIFOs, MMC\_TXFIFO1 and MMC\_TXFIFO2, each 8 bits wide and 32 entries deep. This FIFO holds the data that is to be written to a card. It is a write-only FIFO to the software and it is written on boundaries 8 bits wide. MMC\_TXFIFO is writable on 1-, 2-, or 4-byte boundaries. For example, a LDRB instruction, writes 1 byte; a LDRH instruction, writes 2 bytes; and a LDR instruction, writes 4 bytes. This is a write-only FIFO. Write 0b0 to reserved bits.


#### Table 100: MMC\_TXFIFO Bit Definitions

			ica + >			res	S				МІ	NC.	_т)	(FI	FO	, FI	FO	E	ntr	y	МГ	M C	/SC	)/S	DI	C						
User Settings																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	ese	rve	d													-								D	ata						
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0	0	0	0	0	0
	Bi	ts			Ac	ce	ss		Na	me	•		De	sc	rip	tio	n															
		3	1:8			-	_			_	_		Re	ser	ved																	
		7	7:0			١	W			D	ata		On	e, t	wo,	or f	our	byt	es c	of da	ata t	o b	e tr	ans	mitt	ed	to a	car	d			

# 5.7.19 MMC READ WAIT Register (MMC\_RDWAIT)

MMC\_RDWAIT, shown in Table 101, sends a RD\_WAIT operation to a card. The RD\_WAIT operation is supported only for SDIO cards and not for SPI transfers. This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.





5.7.20

# 0 MMC Blocks Remaining Register (MMC\_BLKS\_REM)


MMC\_BLKS\_REM, shown in Table 102, contains the number of blocks that are not transferred due to:

- SDIO suspension
- Read data time-out
- SPI Read data-error token
- SPI Write data-error token
- SPI Write CRC error
- CMD12, or CMD52 abort, used to stop data transmission

This is a read-write register. Ignore reads from reserved bits. Write 0b0 to reserved bits.



#### Table 102: MMC\_BLKS\_REM Bit Definitions





MARVELL



Tel: 1.408.222.2500 Fax: 1.408.752.9028

www.marvell.com

Marvell. Moving Forward Faster