


1	2	3	4	5	6	7	8
<div>REVISION HISTORY</div> <div>1. Design Revision V1.0 : Preliminary design. Date: 10th Dec 2014</div> <div>2. Design Revision V2.0 : - iMX6TS_Mezzanine.SchDoc: Updated connection from mezzanine connector X1 - iMX6TS_Mezzanine_CSI.SchDoc: Added new MIPI CSI connector X4 - iMX6TS_Mezzanine_DSI.SchDoc: Added new MIPI DSI connector X2 Date: 03rd Oct 2017</div> <div>IF IN DOUBT ASK</div>						<div>Hardware Architecture</div> <div>Hardware_Architecture.SchDoc</div> <div></div>	



Swiss. Embedded. Computing.

Title: Apalis iMX6 TS Mezzanine			Toradex AG
Size: A3	Number: 1.	Revision: V2.0	Altsagenstrasse 5
Date: 23-03-2018	Time: 14:56:31	Sheet 1 of 6	Horw
File: Revision_History.SchDoc			6048
			Switzerland

